Louisiana Tech University

Louisiana Tech Digital Commons
Doctoral Dissertations

Graduate School

Fall 2003

Organic diodes, field -effect transistors, and an
inverter circuit by microfabrication techniques
Guirong Liang

Follow this and additional works at: https://digitalcommons.latech.edu/dissertations
Recommended Citation
Liang, Guirong, "" (2003). Dissertation. 660.
https://digitalcommons.latech.edu/dissertations/660

This Dissertation is brought to you for free and open access by the Graduate School at Louisiana Tech Digital Commons. It has been accepted for
inclusion in Doctoral Dissertations by an authorized administrator of Louisiana Tech Digital Commons. For more information, please contact
digitalcommons@latech.edu.

ORGANIC DIODES, FIELD-EFFECT TRANSISTORS, AND
AN INVERTER CIRCUIT BY MICROFABRICATION
TECHNIQUES

By
Guirong Liang, B. S.

A Dissertation Presented in Partial Fulfillment of the
Requirement for the Degree of
Doctor of Philosophy in Engineering

COLLEGE OF ENGINEERING AND SCIENCE
LOUISIANA TECH UNIVERSITY

November 2003

UMI Number: 3103613

UMI
UMI Microform 310 3 6 1 3
Copyright 2003 by ProQuest Information and Learning Company.
All rights reserved. This microform edition is protected against
unauthorized copying under Title 17, United S ta tes Code.

ProQuest Information and Learning Company
300 North Zeeb Road
P.O. Box 1346
Ann Arbor, Ml 48106-1346

LOUISIANA TECH UNIVERSITY
THE GRADUATE SCHOOL

1 0 /0 9 /2 0 0 3
D ate

We

hereby

recom m end

that

the

dissertation

prepared

under

our

supervision

by G U IR O N G LIANG_______________________________________________________
entitled.

O R G A N IC D IO D E S. FIE L D -E FF E C T T R A N S IS T O R S . A N D AN____________

INVERTER CIR CU IT BY M ICRO FABRICATIO N T E C H N IQ U E S ___________________

be

accep ted

in

partial

fu lfillm en t

of

the

requirem ents

for

the

D egree

of

PH D IN E N G IN E E R IN G ____________________________________________ _________________

Supervisor o f Dissertation Research
Head o f Department

Department
R ecom m endation

in:

A d visory C om m ittee

Approved:

Director of Graduate Studies

Dean o f the Graduate Schbo!

Dean of the C ollege

GS Form 13
(5/03)

ABSTRACT
The objective of this work is to fabricate microelectronic devices and circuits
based on organic and polymer materials by microfabrication techniques.
The organic microelectronic device is one o f the most promising alternative to
traditional inorganic devices due to its varieties of advantages, such as low-cost, large
area (e.g. for display), and distinguished mechanical property (insensitive to mechanical
deformation). For practical applications, it is necessary to reduce the fabrication cost as
well as to improve the device’s perfonnance. In this work several fabrication processes
have been developed to build organic diodes, field-effect transistors (FETs) and circuits.
Simple spin coating and reactive ion etching (RIE) techniques were used to
fabricate the polymer-based Schottky diode and the organic diodes. The Schottky barrier
height,

breakdown

voltage,

and

rectification

ratio

of

Aluminum/(Poly-3,4-

ethylenedioxythiophene/poly-styrenesulfonate) (PEDT/PSS) Schottky diode are about
0.97 eV, 5.5 V, and 1.3xl04, respectively. The breakdown voltages are about 9 V, and the
rectification ratios are in excess of 4.1x10 for both Polypyrrole/l,4,5,8-naphthalenetetracarboxylic-dianhydride (NTCDA) and (PEDT/PSS)/NTCDA diodes.
Due to the excellent electrical conductivity, solution processability, and stability
of PEDT/PSS, PEDT/PSS FETs have been investigated and fabricated with the low-cost
fabrication processes of spin coating and RIE using an aluminum film as the pattern
mask. PEDT/PSS FET with low-resistivity silicon as the gate has a field-effect mobility

iv

as high as 0.8 cm2/Vs and a threshold voltage of 17 V. All-organic FET has a field-effect
mobility o f 1.04x 10'3 cm2/Vs and a threshold voltage of -13.3 V.
Using thermal oxide and self-assembled silica nanoparticle as the gate dielectrics,
pentacene FETs were fabricated and investigated. Temperature-dependence o f field effect
mobility and threshold voltage was studied in the range o f 300 ~ 400 K. Being a low-cost
and low-temperature process, layer-by-layer self-assembly technique has been used to
form the gate dielectric as an alternative insulator of silicon dioxide to fabricate
pentacene FETs. An approach to promote device mobility has also been studied.
Moreover, dual-gate pentacene FETs were fabricated as a new device structure with good
performance. A simple inverter circuit integrated with a pentacene FET and an ink-jet
printed polymer resistor has been fabricated and tested.
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CHAPTER ONE
INTRODUCTION
1.1

Conducting Polymer and Organic Microelectronics

For the past several decades, polymers have increasingly been used as the
insulators in the electronic devices and integrated circuits. The electrical conductivity in
these polymers was observed to be very low, less than 10~5 S/cm. However, in 1977, the
first highly conducting polymer, more commonly known as “synthetic metal,” chemically
and electrochemically doped polyacetylene was reported [1]. This opened an entire new
field, and for the discovery and development of conducting polymers, the Nobel Prize in
Chemistry was awarded to Alan J. Heeger, Alan G. MacDiarmid and Hideki Shirakawa
in the year 2000 [2]. Although initially these doped conducting polymers were unstable in
air and difficult to process, new generations of conducting polymers are greatly improved
to be air-stable and easily processable from a variety o f solvents. Up to now, as shown in
Figure 1-1, the electrical conductivities range from those typical for insulators (< 1 0 10
S/cm), to those typical for semiconductor (~10‘4 S/cm), to those (>104 S/cm) [3].
The discovery o f conducting polymers not only challenged the scientists to gain
insight of the conducting mechanism, but also attracted the interest o f industry for novel
electronic devices and commercial products with low fabrication cost. In the area of low
end and high-volume microelectronics, the excellent performance o f silicon technology
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may not be required as it results in high production costs. On the other hand, mechanical
flexibility is often necessary, as this would allow the integrated circuits to be twisted,
bent or rolled without any effect on the electrical characteristics of the device.
Furthermore, it triggered the research and development of alternative processing
technologies to the standard silicon based semiconductor technology.
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Figure 1-1 Electrical conductivities of conducting polymers
The organic conductors, both the polymers and the small molecular conductors,
have in common the conjugated chemical structure, i.e., alternating single and double
bonds. Figure 1-2 shows the structures o f the several conducting or semiconductive
polymers and organics. In this conjugated structure, the carbon atoms are bonded to three
other atoms, which leaves one delocalized free electron. And rc orbitals of neighboring
atoms overlap to form
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bonds along the molecular chain, which is responsible for an

important part o f the intramolecular charge transport.
Many Japanese companies, such as Nippon Electric, have found polypyrrole's
reversible nature of electrochemical doping suitable to be used as capacitors. Neotronics
and Aromascan use polypyrrole (PPy) as chemical sensors. Resea.chers at Linkoping
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University in Sweden are exploring the use of polypyrrole as actuators, or synthetic
muscle [4],

Pentacene

Polypyirole

SOf

NT CDA

Polyamhne

Polythiophene

HO3S

PEDT/PSS

Polyip-phenylene vinyieue)

Figure 1-2 Chemical structures of conducting polymers and organics
Polythiophene has been used in light emitting diodes (LED) by several
institutions such as: Bell Labs, Uniax and Philips Laboratories [4]. Polyaniline (PANI) is
used in many applications similar as polypyrrole. It can also be used as a transparent
electrode in LED's with a Poly(paraphenylene vinylene) (PPV) emissive layer.
PPV shown in Figure 1-2 is a basic structure o f a good conductive polymer,
mostly used in some derivative forms. PPV shows potential for applications in display
technology from simple monochrome displays, to backlights in watches, toys, and liquidcrystal displays, to full-color LED displays [4].
Pentacene, a compound of Carbon and Hydrogen

(C 2 2 H 1 4 )

seems to be one of the

most promising materials for organic field-effect transistors (OFETs). A sketch of the
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molecule is shown in Figure 1-2. Pentacene molecules stand up vertical on the substrate,
and the crystals they form can be rotated relative to each other by certain angles. Hole
mobilites greater than 1 cm2/Vs have been measured from thermally evaporated films of
this material [5].
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Figure 1-3 Performance of organic and hybrid semiconductors [6]
Research efforts on conducting and semiconducting polymers in academia and in
industrial research laboratories have led to a dramatic improvement in performance as
well as the stability and the ability to process these active materials due to innovative
chemistry and processing. The mobilities of conducting polymers have been improved by
five orders o f magnitude over the past 20 years, as shown in Figure 1-3 [6].
Not only conducting polymers are extremely new materials, but also organic
microelectronics is extremely new research field compared to the conventional silicon
based microelectronics. As shown in Table 1-1, technological opportunities for
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application of the conducting polymers in such diverse areas as polymer light-emitting
diodes, photodetectors, flexible "plastic" transistors,

electroluminescent polymer

displays, chemical sensors, biosensors, to name but a few, continue to be actively
pursued. Since the late 1980s, there has been a growing interest in polymer or organic
microelectronics based on the conjugated polymers, oligomers, or other molecules as a
result o f the demonstration o f high-performance electroluminescent devices and report of
field-effect transistors (FETs) and organic light-emitting diodes (OLEDs). Although
polymer microelectronic devices cannot rival traditional, mainstream inorganic
microelectronic devices due to relatively low mobilities o f the organic semiconductors,
they can be competitive for the applications requiring structural flexibility, low
temperature processing, large-area coverage on materials such as plastic and paper, batch
production, and especially low-cost.
Table 1-1 Comparison of device based on polymer and silicon
Polymer Device

Silicon Device

Cost

Low

High

Process Technology

Few, Simple, Low
Temperature

Complicated, High
Temperature

Flexiblity

Flexible

Inflexible

Device Area

Large

Small

Market

New & Growing

Mature & Almost Saturated

Among the various application o f polymer microelectronics, one of the most
promising applications is OLED-based active-matrix flat-panel displays [9]. Figure 1-4
shows an example o f integrated polymer FET-LED for an active-matrix polymer LED
pixel [9]. Japanese researchers, as well as the group at Kodak, have improved the

efficiency and the lifetime o f the OLEDs to meet commercial requirements. Pioneer has
produced the monochrome matrix displays for automotive applications [10].

D
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* • S

C a /A g

P L E D -r ^ S
P3HT

Figure 1-4 Schematic diagram of integrated polymer FET-LED [9]

Figure 1-5 Polyimide foil containing all-polymer integrated structures [11]
Another promising application of organic microelectronics is OFETs and
integrated circuits. Figure 1-5 shows a photograph o f a polyimide foil containing the all
polymer integrated structures fabricated by Philips in 1999 [11]. The other applications of
the organic microelectronics include low-end smart cards, electronic identification tags,
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photovoltaic cells, high bandwidth photodetectors [12], high density memory chips,
sensors and actuators, and some pervasive computing needs. The main fabrication
technologies include ink-jet printing, photochemical lithography [7], spin-coating,
vacuum evaporation, soft lithography [13], and reactive ion etching (RIE).
The most serious limitations of organic microelectronic devices are the
environment stability o f the performance, low switching speed, high operating voltage,
low-cost and batch production processing technologies. Up to now, the majority o f the
polymer semiconductors are p-type, transporting holes rather than electrons. And n-type
semiconducting polymers are still not air-stable.

1.2 Charge Transport Mechanism
In an inorganic semiconductor like silicon, the strong coupling between the
constituting atoms and the long-range order lead to the delocalization of the electronic
states and the formation of allowed valence and conduction bands, separated by a
forbidden energy gap. By thermal activation or photo excitation, free electrons are
generated in the conduction band, leaving positively charged holes in the valence band.
The transport of these free charge carriers is described by quantum mechanism.
However, the conducting or semiconducting polymers have the conjugated double
bonds. The double bond consists of a a bond and a %bond. Due to the n-orbital overlap
of neighboring molecules o f the conjugated structure, the electrons have gained the
freedom to move along the entire chain, which provides their semiconducting and
conducting properties. In metals and conventional semiconductors, charge transport
occurs in delocalized states. Such a model is no longer valid in low conductivity organic
semiconductors, where a simple estimate shows that the mean free path o f carriers would
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become lower than the mean atomic distance. The % electrons are delocalized within a
molecule and the carrier transport occurs through hopping from one molecule to another.
Since the 7t-conjugated system extends over the whole polymer chain, the
conducting polymers can be regarded as one-dimensional semiconductors. In these
materials, in addition to direct electron and hole excitations across the semiconductor
band gap, the one-dimensional system may support a host o f exotic carrier types like
solitons (topological defects without charge, with spin 1/2), polarons (electrons and holes,
self-trapped by carrier-lattice interactions), soliton-polarons (charged topological defects
without spin, self-trapped by carrier-lattice interactions), bipolarons (two carriers with a
charge o f the same sign, bound by lattice distortion), and polaron-excitons (two carriers
with a charge o f opposite signs, bound by lattice distortion) [14].
1.2.1 Hopping
Since 1990, there are several models being developed to rationalize the hopping
transport. In most cases, the temperature dependence of the mobility follows a law of the
form p. = p,oexp[-(To/T)1/a ], where a is an integer ranging from 1 to 4.
1.2.2 Small Polaron
In conjugated organic materials, the localization occurs through the formation of
polarons. A polaron results from the deformation of the conjugated chain under the action
of the charge. In other words, a charge is self-trapped by the deformation it induces in the
chain. This mechanism o f self-trapping is often described through the creation of
localized states in the gap between the valence and the conduction bands.
A useful model to describe the charge transport in organic materials is that of the
small polaron, developed by Holstein [15]. It is a one-dimensional, one-electron model
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(that is, the electron—electron interactions are neglected). A very important parameter is
the polaron binding energy Eb, which is defined as the energy gain of an infinitely slow
carrier due to the polarization and deformation of the lattice. The limit of the small
polaron turns up when the electronic bandwidth, 2J, is small compared to the polaron
binding energy. The mobility o f the small polaron is calculated by solving the timedependent Schrodinger equation. Its high-temperature limit is given by equation
( 1- 1)

where J is the electron transfer energy and a is the lattice constant.
1.2.3 Field-Dependent Mobility
In organic materials, a prominent feature o f charge transport is that the mobility
becomes field dependent at high electric field (namely, at fields in excess of ~105 V/cm).
It occurs through a Poole-Frenkel mechanism, in which the coulombic potential near the
localized levels is modified by the applied field in such a way as to increase the tunnel
transfer rate between sites. The general dependence of the mobility is given by

(1-2)
Here, p(0) is the mobility at zero field, P =

(e/7tESo)1/2

the Poole-Frenkel factor,

and F the magnitude o f the electric field.
1.2.4 Multiple Trapping and Release
Since 1991, the Thiais group has developed a charged transport model based on
the multiple trapping and release (MTR) [16], In MTR model, a narrow delocalized band
is associated with a high concentration of localized levels that act as traps. During their
transition through the delocalized levels, the charge carriers interact with the localized
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levels through trapping and thermal release. The following assumptions are usually made:
First, the earners arriving at a trap are instantaneously trapped with a probability close to
one. Second, the release o f trapped carriers is controlled by a thermally activated process.
The resulting drift mobility p© is related to the mobility po in the delocalized band by an
expression of the form in
£
/i D =ju0a e x P ( - “ )

(1-3)

In case o f a single trapping level, Et corresponds to the distance between the trap
level and the delocalized band’s edge, and a is the ratio of the effective density of states
at the delocalized band edge to the concentration of traps (Nt). In case of energy
distributed traps, effective values of Nt and a have to be calculated.

1.3 Review of Microfabrication Technologies
Polymers or organics can be deposited onto a substrate using various techniques
such as spin-coating, thermal evaporation, photochemical lithography, ink-jet printing
deposition, screen-printing, micromolding in Capillaries (MIMIC), and micro-contact
printing

(pCP).

Conducting

polymers

can

thus

be

reliably

deposited

onto

microlithographically defined metallization areas on silicon wafers or devices [17].
1.3.1 Spin-coating
Spin coating is generally regarded as the best way to deposit a uniform coating for
many applications such as photoresist coating and dielectric/insulating layer coating. It
gives optimal coverage with minimum material usage. This deposition technique is
extremely desirable because the process is simple, safe, and inexpensive. In practice, spin
coating involves four stages as shown in Figure 1-6 [18]. In the first stage, gravitational
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forces dominate. The surface is first wetted with excess polymer solution. In the second
stage, rotational forces dominate. Film uniformity is often not present at this stage. In the
third stage, viscous forces dominate. The film continues to get thinner but at a slower
rate, and excess liquid continues to be expelled. In the final stage, evaporative forces
dominate. Eventually, the film’s thickness begins to stabilize as the evaporation of the
solvent causes the viscosity o f the liquid to rise sharply and overcome the centrifugal
forces. What remains is an extremely thin and uniform film that is ready to be further
processed. Polymer FETs fabricated with poly(benzobisimidazobenzophenanthroline)
(BBL) as the n-type semiconducting material were observed to have field-effect
mobilities of up to 5xi0'4 cm2/Vs [19].

SPIN-UP

DEPOSITION

(a) First stage of spin-coating.

)

(b) Second stage of spin-coating.

O

EVAPORATION

SPIN-OFF

(c) Third stage of spin-coating.

(d) Fourth stage of spin-coating.

Figure 1-6 Four stages o f spin-coating process[18]
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One method o f depositing a polymer by spin coating is the self-induced structure
formation. Firstly, two immiscible polymers are dissolved in a common solvent. The
solution o f the two polymers is applied to the substrate by spin coating. As the solvent
evaporates, the two immiscible polymers separate. The pattern of the two polymers
depends on the topography of the substrate. Then one o f the polymers is removed by a
selective solvent. The polymer left on the substrate will be the semiconductor or
luminescent polymer in the chosen pattern.
1.3.2 Vacuum Thermal Evaporation
The vacuum thermal evaporation deposition technique consists in heating until
evaporation of the material to be deposited. A scheme o f the deposition equipment is
shown in the Figure 1-7. The material vapor finally condenses in the form o f a thin film
on the substrate surface and on the vacuum chamber walls. Usually, low pressures are
used, about 10'6 or 10'5 Torr, to avoid reaction between the vapor and atmosphere.

Vacuum Chamber

Thickness Sensor

Substrate Holder

Vapour
Filament M

Thickness
Monitor

,

Power Supply

Vacuum
System

Figure 1-7 A schematic setup of the evaporator
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Organic semiconducting materials can be deposited by thermal vacuum
evaporation, such as 1,4,5,8-naphthalene-tetracarboxylic-dianhydride (NTCDA), and
Pentacene [20] [21] [22] [23], By using FjeCuPc by vacuum evaporated as n-type
semiconductor, FET was reported to have a filed-effect mobility of 0.03 cm2/Vs [24].
1.3.3 Photochemical Lithography
In 1998, Philips has developed and demonstrated all-polymer FETs by
photochemical lithography for possible low-cost applications [7]. By using this technique
shown in Figure 1-8, researchers in Philips Company have developed the first all polymer
integrated circuits (ICs) consisting of 326 transistors with 2-pm gate length and more
than 300 vertical contacts in 1998 [7].

m

unexposed 103 £)/□

gm exposed I014 £!/□
Figure 1-8 Process of photochemical lithography
To use photochemical lithography, the camphorsulfonic acid doped polyaniline is
dissolved in m-cresol, and a photoinitiator, 1-hydroxycyclohexylphenylketon, is added.
The solution is then spin coated onto a polyimide foil substrate. In a nitrogen atmosphere,
the film is exposed with deep ultra-violet (UV) light through a photomask, whereupon the
conducting PANI is reduced to non-conducting leucoemeraldine. The conducting tracks

14

are thus embedded in an otherwise insulating matrix. The nonexposed photoinitiator in
the PANI films is removed through sublimation when heated.
(a)

(b)
Conjugated
Potymor
Substrate

imtfiatjon

C rosslinked

potymer

Ffectofes*dbpofftbn
•0*ldi7«xl polymer

Figure 1-9 Process and optical micrograph o f photo-patterned P3HT a)[25], b), c)[26J
Another well-studied class of conjugated polymer, the polythiophenes, has also
been extensively studied for their photopatteming. Films of poly(3-alkylthiophenes)
(P3ATs) will undergo crosslinking, becoming insoluble when irradiated with UV-vis
light [25]. Figure 1-9 shows an optical micrograph of patterned poly(3-hexylthiophene)
(P3HT) obtained by laser, direct-write microlithography. Conducting patterns of
polythiophene have been used as a template in the electroless deposition o f gold in order
to fabricate micrometer-sized P3HT/Au bilayer channels [26]. Direct patterning of
P3ATs can also be achieved by exposure to an electron beam [27].
1.3.4 Ink-jet Printing Deposition
Ink-jet deposition is a method in which the polymer solution takes the place o f the
toner in a printer. In this method the polymer pattern can be directly printed onto the
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substrate. With this technique, the polymer solution can be applied to the substrate in the
size o f a pixel, giving very high-resolution patterns and the ability to separate pixels of
red, green, and blue emitting polymers onto the substrate. Ink-jet printing has been
applied to polyvinylcarbonazole (PVK)/dye composites using a commercial inkjet printer
with 65 pm nozzles [28], Ink-jet printing has also been used to deposit the conducting
polymer to create dual-color light-emitting pixels [29].

PE DOT

(a) Schematic diagram.

(b) AFM image.

Figure 1-10 Conducting polymer deposited by ink-jet printing [301
By selectively patterning the surface regions to be hydrophobic and hydrophilic,
the ink-jet printing has been used to create the OFETs and prototype integrated circuits
[30].

Droplets

of

the

water-based

conducting

polymer

solution,

poly(3,4-

ethylenedioxythio-phene)/(polystyrene sulfonate) (PEDT/PSS) are deposited by ink-jet
printing onto the hydrophilic regions as shown in Figure 1-10.
1.3.5 Screen-printing and Micromolding in Capillaries
Screen-printing was recently used to fabric'te functional all-polymer transistors
[31][32], A schematic o f the procedure for fabrication of FETs is shown in Figure 1-11.
The device shown in the left of Figure 1-11 [31] was prepared from a 1.5 pm thick
insulating polyester film onto which a gate was placed by screen printing a conductive
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graphite-based polymer ink. For the OFETs shown to the right of Figure 1-11 [32], the
solution-processable semiconducting P3 AT was also deposited by screen-printing.
ic film
Metal C oated

Plastic

Print dielectric la

Polyimide

Print, polymeric

C o njugated

Substrate
S o m c n _ O a in

Polymer

Print drain
Sen^pomluctor

&source

Conductive

Ink

Figure 1-11 Two constructing strategies for all-polymer FETs (L eft[31], rig h t[32])
PDMS Mold

S ubstrate

| Feed Polymer Solution

| Capillary action
S'"

I

| Evaporate Solvent &Remo ve MoH

Figure 1-12 Schematic MIMIC (Left) and PANI patterns by MIMIC (R ight)[33]
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An alternative technique, known as MIMIC, has the ability to generate
micro structures with the feature size between one and several hundred microns on a wide
variety of materials. MIMIC technology derives from the class of printing methodology
coined “soft lithography.” The MIMIC process is illustrated in Figure 1-12, utilizing a
preformed mold to possess pattem-transfer elements. The mold can be made by casting a
curable elastomer, usually poly(dimethylsiloxane) (PDMS)-based, onto a master substrate
possessing a negative o f the desired topography, curing, and removal of the master. And
these PANI patterns subsequently used as the electrodes of P3AT FETs [33].
1.3.6 Micro-contact Printing

Figure 1-13 A flexible circuit containing FETs with electrodes patterned by pCP [36]
Micro-contact printing technique is based on the selective transfer of polymer
material to a substrate via a PDMS stamp to obtain desired patterns or exposed and
covered regions of the substrate. This can be used for the deposition of polymer materials
by area-selected electropolymerization [34] or area-selected deposition [35]. Using
electrodes patterned by pCP, P3HT FETs were reported to have the mobility of 0.02
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cm2/Vs. This technique has also been used to produce large area sheets containing 256
interconnected organic transistors, illustrated in Figure 1-13 [36].
(W

(a)
- stam p

- Conjugated
P o ly m e r

- S u b s tr a te

50(1

10

JGmfSmJSh* $y

Cor|ugatei
Polym or

Pal’ern

o m u n a
Figure 1-14 a) Schematic pCP diagram; b) AFM of patterned PEDT by pCP

[37]

With the intent o f patterning large areas with conducting polymer, for polymerLEDs, the soluble PEDT/PSS conducting polymer has been deposited directly onto ITO
and gold electrodes by pCP to yield conducting polymer lines 8-200 nm thick with 100
pm features, 1-2 pm edge roughness and a conductivity of ~1 S/cm [37]. An
electroluminescent device using pCP technique is shown in Figure 1-14.

1.4

Research Objective

With the above overview of conducting polymer and organic microelectronic
devices, it is of interest to investigate the various organic microelectronic devices
fabricated with conducting and semiconducting polymers/organic by low-cost fabrication
techniques, as well as the practical application of organic microelectronic devices. To
benefit the advantages o f organic microelectronics, on the one hand, we need to lower the
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fabrication cost and simplify the fabrication processes. On the other hand, the quality and
performance of the fabricated organic devices need to be improved.
In this dissertation, using traditional photolithography, reactive ion etching, nano
assembly, and ink-jet printing techniques, low-cost fabrication processes were developed
to fabricate the several kinds of organic microelectronic devices, including the polymerbased Schottky diode, organic diodes based on n-type organic semiconductor and p-type
semiconducting polymers, and OFETs. By using these fabrication techniques combined
with the ink-jet printing technology, a simple organic integrated circuit was fabricated to
demonstrate the practical application of organic devices.

1.5

Organization of this Dissertation

Chapter one, as an introduction, describes the brief overview of the history and
development of conducting polymer, the various applications o f organic semiconductor
in organic microelectronics, followed by a discussion of fundamental physics of polymer
semiconductor and carrier transport mechanism, and states the goals of this dissertation in
final part.

Chapter two describes how to construct Schottky diode based on the

conducting polymer. Chapter three describes how to construct organic diodes with the ntype organic semiconductor and p-type semiconducting polymers. Chapter four describes
how to construct PEDT/PSS OFETs based on the polymer materials. Chapter five gives
the investigation o f pentacene OFETs and a simple integrated circuit as an application of
the organic microelectronic devices. The conclusions and the research work for future
studies are addressed in chapter six.

CHAPTER TWO
POLYMER-BASED SCHOTTKY DIODE

2.1

Metal/Semiconductor Contacts

Schottky diode is one kind of fundamental device. Moreover, the study of the
Schottky contact characteristics is vital for the polymer-based device because the
electrical characteristics of the metal-semiconductor contact determine the device’s
performance. Since 1990, some attempts to fabricate metal/polymer Schottky diodes and
interpret their electrical characteristics have been made [38][39][40][41][42]. However,
the fabrication methods described in previous publications still appear to be complicated
and the electrical characteristics of metal/polymer Schottky diodes need to be improved.
The I-V curves deviated from ideality cannot be fitted by exponential equation.
When the metal contacts with the semiconductor, there will be either the ohmic
contact or the Schottky contact, which depends on their material properties and the
characteristics o f the interface. The term "ohmic" refers in principle to a contact that is
non-injecting and has a linear I-V characteristic in both directions. When metals having a
lower work function than that of the semiconductor contact with the semiconductive
polymer, Schottky barrier may be formed at the interface.

Figure 2-1 shows the

schematic energy diagram of the metal/polymer contact at zero bias. At the interface, we
can find the energy level alignment and the band bending of the highest occupied
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molecular orbital (HOMO) and the lowest unoccupied molecular orbital (LUMO).
Metal/semiconductor contact results in the formation of a depletion layer with a depletion
width Xdep as shown in Figure 2-1.
In 1938, Schottky and Mott independently suggested a model for the rectification
mechanism on metal-semiconductor contacts. They pointed out that the observed
direction of rectification could be explained by supposing that electrons passed over a
potential barrier.

Vacuum Level
LUMO (Ec)

/

A1

(Ev)
"., v
v bi
b l xiOMO
XI
PEDT/PSS

Figure 2-1 Schematic band diagram of metal/polymer contact under zero bias
The basic theory of the Schottky contact is outlined in this section. A more
comprehensive description can be found in the review by Rhoderick [43][44], The
Schottky-Mott theory is expressed as:
(2-1)

^bo
where,
<t>bo

= contact barrier height, at zero applied bias

<j>m= work function o f the metal
Xs = electron affinity o f the semiconductor and is further expressed as follows:
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Xs ~ <t>s - (Ec - Ef)

(2-2)

where,
4>s = work function o f the semiconductor
Ec = conduction band energy, in eV
Ep = Fermi energy level, in eV
<t»bo is the barrier encountered by electrons in the metal whereas the built-in
potential, Vy, encountered by electrons in the semiconductor, is given by:
Vbi = <|>m- <t>s= <l>bo- (Ec - Ep)

(2-3)

2.2 Current-Voltage Measurements
2.2.1 Theory
Current-voltage (I-V) measurements of polymer-based Schottky diode refer to
d.c. characterization for the purposes of performance analysis and parameter extraction.
The current transport through the device by emission over the barrier can be
considered as a two-step process: firstly, the electrons have to be transported through the
depletion region, which is determined by the usual mechanisms of diffusion and drift;
secondly, they m ust undergo emission over the barrier into the metal. The current voltage
relationship of Schottky diode is expressed as:
I = AA*T2exp(-q<j>bo/kT)(exp{-qVeff/nkT} - 1)

(2-4)

where,
A = cross-sectional area o f the metal/semiconductor interface
A* = modified Richardson constant for metal/semiconductor interface
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T = absolute temperature in kelvins
q = electronic charge
k = Boltzmann constant
Veff = effective bias across the interface
n = ideality factor
This mode of current transport is commonly referred to as the "thermionic
emission" current [45], In addition to the thermionic emission, there are a number of
other effects and current transport mechanisms that also contribute to the electrical
properties of the metal/semiconductor’s interface.
2.2.2 Important Schottky Diode Parameters
There are three important parameters that affect much of the performance of
Schottky diode: barrier height, ideality factor, and series resistance. There are some
publications dealing with the influence and the extraction of these parameters [46][47].
Barrier height

(<|>bo)

is defined as the potential difference between the Fermi

energy o f the metal and the band edge where the majority carriers reside. It is also the
potential barrier to thermionic emission that naturally exists between an intimate metal
and semiconductor contact at zero applied bias.
The ideality factor, n, gives a measure of the quality o f the junction that is highly
process dependent. For an ideal Schottky junction, n = 1. However, larger values are
often obtained due to the presence o f non-ideal effects. The ideality factor can also be
obtained from the slope o f the curve on a semi-logarithmic scale in units of V/decade.
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The series resistance (Rs) of the diode affects the forward biased I-V
characteristics o f real diodes. For high forward bias voltages, the current of the diode no
longer increases exponentially with the voltage. Instead, it increases linearly due to the
series resistance of the diode. This series resistance may be due to the contact resistance
between the metal and the semiconductor, the resistivity o f the semiconductor, or the
series resistance of the connecting wires. The series resistance could be determined from
I-V plot where at high current, the plot becomes flat and is dominated entirely by the Rs.
Thus, from the plot o f I-V, Rs could be extracted from the point where the curve saturates
to a steady minimum value.

2.3 Capacitance-Voltage Measurements
Capacitance versus voltage, referred to as C-V, measurements can be used to
study the basic properties o f semiconductor rectifying junctions. In addition to obtaining
simple capacitance values at a given bias, the data can be manipulated to yield a number
of other parameters such as the built-in potential, Vbi, the doping concentration [48] and
the barrier height [49].
2.3.1 Theory
From Poisson’s analysis, the depletion width of an abrupt p-n junction is given by:

(2-5)

where,
Xdcp = depletion width o f an abrupt p-n junction
e0 = dielectric constant o f free space
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sr = dielectric constant of the semiconductor material
q = electronic charge
Na = acceptor doping density in the p-region
Nd = donor doping density in the n-region
Vbi = built-in potential
Va

= applied bias

To take an n-type Schottky junction as the example, the above equation can be
simplified to be:

(2-6)

The junction capacitance of the devices is approximated by:

From equation 2-6 and equation 2-7, the following relationship between C and VA
can be derived:

(2-8)

When the measured C-V data were plot as a graph o f 1/C2 versus V a, the built-in
potential, Vbi, can be yielded from the x-axis intercept.
By differentiation o f equation 2-8 with respect to

V a,

the doping concentration for

the semiconductor, No, can be determined using the following equation:
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dV
N D =[2/(qe0erA2) \ ~ r f s
d
vC2y

(2' 9>

2.3.2 Limitations
C-V measurements suffer from a number o f fundamental limitations [50], These
include the total depth that can be profiled before the onset of avalanche breakdown and
the validity o f the depletion approximation. Furthermore, the two requirements for the
depletion approximation, that the depletion region be free from mobile charge and have
an abrupt boundary, are hard to satisfy in practice.
As seen from the above equations, the accurate junction area is crucial to C-V
measurements. In addition, they are also vulnerable to erroneous interpretation,
particularly due to series resistance and parasitic capacitance as well as those arising from
the device geometry [51].

2.4 Experimental Set-up
The experimental set-up for current-voltage measurements and capacitancevoltage measurements essentially consists of a probe station with a microscope, a
Keithley Test System with ICS (Interactive characterization software) and a personal
computer (PC). The probe station is connected to the Keithley Test System via a set of
cables enabling the measurement o f a number of d.c. parameters. The Keithley Test
System is in turn connected to the PC by an IEEE interface allowing data transfer. A
schematic diagram of the set-up is shown in Figure 2-2.
The probe station connected with Keithley measurement system was made by
Micromanupulator Corporation. Keithley measurement system includes the 236, 237, and
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238, KI595, and K590 Source-Measure Units (SMU). It can measure the characteristics
o f resistor, diode, capacitor, bipolar transistor, and MOSFET. The 236, 237, and 238
units are folly programmable instruments, capable of sourcing and measuring voltage or
current simultaneously. The KI595 and K590 units are capable of capacitance-voltage
measurement. The frequency range for the test signal is 100 kHz to 1 MHz.

TV Screen

K^Hhley ! esi ?>>stuff

Figure 2-2 Schematic diagram of set-up for I-V and C-V measurements
ICS is a powerful instrumentation control and data analysis software package.
ICS is designed to control semiconductor test equipment used for device characterization
and other microelectronics testing. Selecting instrument drivers, and creating test setups
are all completed while in the measurement mode. Files exported as ASCII data are
readable text files only, which can be analyzed by Microsoft Excel or similar software.
Appropriate programming o f the SMUs enables the user to perform a wide range of
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operations on the device. The maximum current that can be sourced from SMUs is 100
mA while the minimum measurable current is on the order o f 10"15A, thus lending itself
to good use for most d.c. parameter extractions.
2.5 Experimental o f A l/fP E D T /P SS) Schottky D iodes

2.5.1 Resistivity Measurement of PEDT/PSS Thin-Film
In this experiment, the arrangement of two-parallel electrodes methods shown in
Figure 2-3 was used to measure the resistivity o f PEDT/PSS thin-film. Fluke 87
TrueRMS Multimeter and Keithley 235 Source Measurement Unit (SMU) were used to
measure the resistance between two metal electrodes.

Keithley 236

Substrate

Figure 2-3 Parallel electrodes set-up for PEDT/PSS resistivity measurement
After the silicon substrate with SiC>2 is cleaned and baked at 150 °C for 15
minutes, PEDT/PSS solution was spin-coated. PEDT/PSS thin-film was formed after the
sample was baked on a temperature-controlled hot plate at 120°C for 5minutes. Then, a
layer o f Au electrode with the thickness of 100 nra and 8nm thick Cr as an adhesion layer
were sputtered on PEDT/PSS film to form two-parallel electrodes using a shadow mask.
The thickness o f the PEDT/PSS thin-film, d, is about 1.4 |j,m from the measurement by
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Tencor step profile instrument. The dimensions o f the two Au electrodes are: 37 mm long
(W), 5 mm wide, and 25 mm apart (L).
Approximate resistance, R, measured with Fluke 87 TrueRMS Multimeter was of
6.22 Kohm. The resistivity p can be calculated to be 1.289 Q cm from the resistance (R)
according to the equation 2-10:

(2- 10)
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PEDT resistvity w ith Au electrodes
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Figure 2-4 I-V Curve of PEDT thin-film with Au electrodes
From the experimental data shown in Figure 2-4 measured by Keithley 236 SMU,
the resistance between two Au electrodes could be found to be 5.321 Kohm. Thus, the
resistivity of PEDT/PSS thin-film can be calculated to be 1.103 Q cm from the equation
2-10. The surface resistivity of PEDT/PSS thin film is found to be:
Rs=Rx W/L=7.88x 103 Q/Square
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In a similar way, the PEDT/PSS thin-film was prepared for resistivity
measurement except the thermal evaporated A1 as the two-parallel electrodes instead of
the sputtered Au. A1 was thermally evaporated at a rate of 2 A/sec until a final electrode
thickness o f 1200 A is reached. The dimensions of A1 electrodes are: 1.1 cm long (W), 2
mm wide, and 1.6 cm apart (L). The thickness of the PEDT/PSS thin-film, d, is about
1.02 pm from the measurement by Tencor step profile instrument.

0.2C
— •-— PED T resistivity w ith A1 electrodes

0.15

0.10

0.05

0.00

VA (V)
Figure 2-5 I-V Curve of PEDT thin-film with A1 electrodes
Approximate resistance, R, measured with Fluke 87 TrueRMS Multimeter was of
29 Kohm. The resistivity p c a n be calculated to be 2.03 Q cm from the resistance
according to the equation 2-10. By measuring with Keithley 236 SMU, the resistance
between two A1 electrodes could be found to be 18 Kohm from the Figure 2-5. Thus, the
resistivity o f PEDT/PSS thin-film can be calculated to be 1.26 Q cm from equation 2-10.
The surface resistivity o f PEDT/PSS thin film is found to be:

31

Rs=RxW/L=l ,24x 104 Q/Square
Through the above measurements, we obtained the value of the approximate
volume resistivity o f 1.1 Q cm and the surface resistivity o f lxlO4 Q/Square for the
PEDT/PSS film. These values are close to the values provided by Baytron (Vender) for
unmodified Baytron P coatings, 1 Q cm and around 104 to 106 Q/Square, respectively.
2.5.2 Fabrication of A1/(PEDT/PSS) Schottky Diodes
To fabricate the polymer Schottky diode, heavily doped silicon wafer was used as
an electrode (resistivity o f about 0.01 Q cm). PEDT/PSS (Baytron P), functioning as the
semiconductive layer, was then deposited on the silicon substrate by spin-coating with a
thickness of 1 pm. Upon finishing the spin-coating, the PEDT/PSS film was cured for 5
minutes at 120°C and then slowly cooled down to room temperature in order to minimize
the thermal stress. Then a 150 nm thick aluminum film was thermally evaporated on the
PEDT/PSS film in vacuum. At last, the polymer Schottky diodes were formed by the
RIE technology with A1 as the mask that can avoid the chemical attack from the solution.
Figure 2-6 shows the schematic diagram of resulted polymer Schottky diode structure.
The fabrication procedure o f A1/(PEDT/PSS) diode can be described in detail in Fig. 2-7.

A1
PEDT/PSS
Low resistivity silicon

Figure 2-6 Schematic diagram of polymer Schottky diode structure
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Low resistivity silicon

(a) Prepare for low resistivity silicon wafer.
P E D T /P S S
L o w

re s is tiv ity s ilic o n

(b) Spin-coat a layer o f PEDT/PSS: 1pm.
A

1
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L o w

r e s is tiv ity s ilic o n

(c) Thermally evaporate a layer o f Al: 200nm.
A

1

P E D T /P S S
L o w

r e s is tiv ity s ilic o n

(d) Pattern Al using photolithography.
A l
P E D T /P S S
L o w

r e s is tiv ity s ilic o n

(e) Pattern PEDT/PSS by RIE etching

Figure 2-7 Schematic fabrication process of A1/(PEDT/PSS) Schottky diode

2.6

Results of A1/(PEDT/PSS) Schottky Diodes

The electrical characteristics of the A1/(PEDT/PSS) Schottky diode were
measured point-by-point with one minute intervals to approach a steady-state condition
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and analyzed by the thermionic emission theory o f the Schottky barrier. The current as a
function o f applied bias V is given by equation 2-11 when the forward bias V>3kT/q:
I = I s exp(qV / nkT)

(2-11)

where Is, the saturation current that could be obtained from the extrapolation o f the linear

portion o f lnl-V plot, is given by:
I s = A A ' T 2 exp{-q<f>B / kT)

(2-12)

where A is the contact area, A* is the effective Richardson constant (120A/K2cm2), k is
the Boltzmann’s constant, T is the absolute temperature,

<|>b

is the barrier height, and q is

the elementary charge.
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Figure 2-8 I-V characteristics o f A1/(PEDT/PSS) contact
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Figure 2-8 shows the I-V characteristics of the Al/PEDT contact. The breakdown
voltage o f the diode is shown to be about 5.5V, which is much lower than the silicon
diode but almost three times higher than the breakdown voltage o f the Al/PPy (doped
polypyrrole) Schottky diode [38].

Due to the low conductivity of the PEDT/PSS

polymer, the measured I-V curve shows an excessive series resistance, and the
conventional I-V extraction method for parameters like barrier height does not work well
in this case. Here, the modified Norde function method was used to determine the barrier
height while overcoming the series resistance problem.
The modified Norde function [52] F(V) is defined as
V 1
F(V) = - - U n
a (3

m
AA*T2

(2-13)

where I(V) is from the measured I-V curve, a is an integer greater than 1, and p is a
temperature-dependent value calculated with equation 2-16. For a series of value a , we
can obtain a series of corresponding minimum values for F(V) from:
Va = V - I R s

I = I S exp
V

(2-14)

n

(2-15)
J

/3 = q / k T

(2-16)

where V a is the voltage applied on the barrier region. We can then derive the following
equation:

/
“

=— « — —
R.0

(2-17)
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Once we know the minimum values of F(V), the corresponding I0~(a/p) curve
can be plotted as shown in Figure 2-9. From the slope, the value of series resistance, Rs,
can be calculated to be 7.34 Ohm. By extrapolating the Ia~(a/p) curve, we can also
calculate the value o f the ideality factor of the polymer-based Schottky diode, n=1.42.
Based on the calculated Rs and n values, we can plot an I~V a curve and obtain the
Schottky barrier height by using the traditional I~V method. Using this method, the
Schottky barrier height is determined to be 0.97 eV. The rectification ratio is determined
to be 1.3xl04 at 1.5 V, which is attributed to the Al/PEDT interface.
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9.0x10'

6.0x1 O'5

3.0xl05

0.0
0.03

0.04

0.05

0.06

0.07

a/p

Figure 2-9 Ia~(a/p) Curve
To further the study of the junction properties, the bias-dependent capacitance
was investigated at a fixed frequency of 100 kHz. Figure 2-10 shows the capacitancevoltage characteristics of the Al/PEDT Schottky diode under small reverse bias.
According to Schottky’s theory, the depletion layer capacitance is given by:
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C 2 = 2 [VD +VR - (kT / ?)]/

(2-18)

where C is the capacitance, V r is the applied reverse bias, q is the electronic charge, A is
the device area, N is the hole-carrier concentration, and Eos is the dielectric constant of a
semiconductor. We can find the carrier concentration from the slope of linear part in
Figure 2-10 according to equation 2-19:

N = ( 2 l q s „ v l1) - ^

(2-19)

C 22

-0.5
V d= 0 .8 8 V

0.0

0.5

1.0

1.5

V S U B (V)

Figure 2-10 Reverse bias C'2~V plot o f A1/(PEDT/PSS) Schottky diode
Assuming s=3 [53], the approximate carrier concentration is found to be about
2.09xl018 cm'3. The nonlinearity shown in Figure 2-10, which indicates a non-uniform
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dopant density profile, is attributed to the interface states introduced by the interfacial
layer and the surface irregularities that cause the variation o f the effective area. The
voltage axis intercept o f the C'2-V plot gives a value of about 0.88 V for diffusion
voltage, VD. The work function of A1 is 4.28 eV. From the equation <j>s -<j>m =VD, the
work function o f PEDT/PSS is found to be 5.16 eV. We know the bandgap of PEDT/PSS
is 1.6 eV [54], thus from the barrier height and

V d,

Fermi level Ep is obtained to be 0.09

eV above valence band or HOMO.
In summary, a polymer-based PEDT Schottky diode has been fabricated by using
simple spin coating and RIE technologies, and the I-V characteristics and the biasdependent capacitance o f the diodes have been studied. The electrical parameters are
extracted by the modified Norde function method in which the effects o f the series
resistance and the ideality factor have been taken into account. Al/PEDT diode has a
relatively high breakdown voltage of about 5.5 V and a rectification ratio of about
1.3xl04. In addition, the Fermi level and the carrier concentration of the PEDT/PSS have
been determined.
In this chapter, two macroscopic methods, I-V and C-V characteristics based on
electrical measurements, were used to study the polymer based Schottky diode and its
interfacial properties. Some future works and deeper analysis may be pointed out: better
analysis techniques, such as UPS, XPS, and Kelvin probe method, should be applied to
study the electronic structures of the materials and the interface structures of metalsemiconducting polymer contact so that better understanding for interfacial energy level
alignment and band bending could be achieved.

CHAPTER THREE
ORGANIC DIODES

3.1 Introduction
The p-n diodes can be used as a rectifier, as an isolation structure and as a
voltage-dependent capacitor. In addition, they can be used as solar cells, photodiodes,
light emitting diodes, and even laser diodes.
Up to now, many efforts have been taken for the preparation and characterization
of metal/organic Schottky junctions and photodiodes [38][40][55][56]. Some researchers
have attempted to fabricate the organic p-n junction by electrochemical or photochemical
processes [57].

However, there are few reports on the fabrication and properties of

junctions based on two different types of organic semiconductors with the lithographic
technique. In this chapter, the basic theory of organic/organic contact will be briefly
introduced first, then the low-cost fabrication process and the electrical characteristics of
two kinds o f organic diodes will be presented in detail.

3.2 Organic/Organic Contact
A p-n junction consists of two semiconductor regions with opposite type as shown
in Figure 3-1. We will assume, unless stated otherwise, that the doped regions are
uniformly doped and that the transition between the two regions is abrupt. Figure 3-1
shows the junction biased with a voltage Va.
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Figure 3-1 Cross-section of a p-n junction
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Figure 3-2 Band diagram of a p-n junction before contact
Figure 3-2 shows the schematic energy diagram of an n-type semiconductor and a
p-type semiconductor before contact. When both semiconductors are brought together,
they will align their energy band by bending the band to reach a thermal equilibrium as
shown in Figure 3-3. At thermal equilibrium, electrons/holes close to the metallurgical
junction and they diffuse across the junction into the p-type/n-type region, creating a
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region around the junction called the depletion region. The diffusion of carriers continues
until the drift current balances the diffusion current, thereby reaching thermal
equilibrium.

Drift
Diffusion

p-type

Diffusion
Drift

Figure 3-3 Energy band diagram o f a p-n junction in thermal equilibrium

(a) Reverse bias

Figure 3-4 Energy band diagram of a p-n diode under forward bias and reverse bias
While no external voltage is applied between the n-type and p-type material in
thermal equilibrium, there is an internal potential, <j>i, between the n-type and p-type

41

semiconductors. This potential equals the built-in potential. Both bias modes are
illustrated with Figure 3-4. The applied voltage is proportional to the difference between
the Fermi energy in the n-type and p-type quasi-neutral region.

3.3 Current —Voltage M easurem ents

The electrostatic analysis of a p-n diode is of interest since it provides knowledge
about the charge density and the electric field in the depletion region.
The general analysis starts by setting up Poisson's equation with the assumption
that the depletion region is fully depleted and the adjacent neutral regions contain no
charge. The full-depletion approximation assumes that the depletion region around the
metallurgical junction has a well-defined boundary. It also assumes that the transition
between the depleted and the quasi-neutral region is abrupt.
The current in a p-n diode is due to carrier recombination or generation
somewhere within the p-n diode structure. Under forward bias, the diode current is due to
recombination. This recombination can occur within the quasi-neutral semiconductor,
within the depletion region or at the metal-semiconductor Ohmic contacts. Under reverse
bias, the current is due to generation. The total current must be constant throughout the
stmcture since a steady state case is assumed. The total current is then given by:

I = A J = I s {eqVjKT ~ \ )

(3-1)

where I is the diode current, A is junction area, J is the diode current density, Is is the
saturation current, Va is the applied voltage, K is Boltzmann’s constant and T is the
absolute temperature.
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The maximum reverse bias voltage that can be applied to a p-n diode is limited by
breakdown. Breakdown is characterized by the rapid increase of the current under reverse
bias. The corresponding applied voltage is referred to as the breakdown voltage. The
breakdown voltage is a key parameter of a p-n diode.
3.4 Fabrication of Organic Diodes
PEDT/PSS, NTCDA, and PPy have attracted much attention as new organic
electronic materials applicable to microelectronic devices.
transparent p-type semiconducting polymer [58].

PEDT/PSS is an optically

PPy is an air-stable, solution

processable p-type semiconducting polymer and has very good mechanical strength [59].
NTCDA is a widely used n-type organic semiconductor.
Figure 3-5 shows the schematic structure of the organic diodes with aluminum as
the RIE mask. To fabricate organic diodes, an n-type heavily doped silicon wafer with a
low resistivity o f about 0.001 Q cm was used as an electrode and substrate. Due to the
moisture sensitivity o f NTCDA, after cleaning the silicon substrate, a layer of undoped
NTCDA 600 nm thick was thermally evaporated in a vacuum chamber (about lxlO '7
Torr) at a low deposition rate at room temperature to improve the film crystalline quality.
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[:; k ;; x ;; x ;: x : : x : : x : : x : : x : : x ;: x :; x :; x ! x : : x : ; x ; : x ; : x : ; x ; ; x : x : : x :x : ; x ; : x
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A1 (EUE mask)
PEDT/PSS
or PPy
NTCDA

Heavily doped Si substrate (n-type)

Figure 3-5 Schematic structure of organic diodes with A1 as RIE pattern mask
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(a) Prepare the heavily doped silicon substrate (n-type).
m g

NTCDA

E

Heavily doped Si (n-type) :

(b) Evaporate NTCDA.
PPy or
HR PEDT/PSS
NTCDA
Heavily doped Si (n-type)

(c) Spin-coat PPy or PEDT/PSS.
Aluminum
PPy or
PEDT/PSS
NTCDA

Heavily doped

(d) Thermally evaporate a layer o f Al: 150nm.
Aluminum

PPy or
PEDT/PSS
NTCDA
Heavily doped

(e) Pattern Al by wet etching.
Aluminum
“

■

Heavily doped Si (n-type)

PPy or
PEDT/PSS
NTCDA

(f) Pattern PPY and NTCDA layers to form final structure using RIE etching.
Figure 3-6 Schematic fabrication procedure o f all-organic diodes
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After that, PEDT/PSS or PPy about 1 pm thick was then deposited by spin
coating. Then, the sample were cured at 120°C for 5 minutes and slowly cooled down to
room temperature. Following that, both organic diodes were formed by the RIE
technique. A layer of aluminum, 150 nm thick, was thermally evaporated as the metal
pattern mask for the RIE etching. Upon patterning the Al, the RIE process was utilized to
strip the photoresist and to etch the PEDT/PSS (or PPy) and NTCDA layers. Finally, the
organic diodes were formed after the wet etching of Al layer. Figure 3-6 shows the detail
fabrication procedure.

3.5 Results of Organic Diodes
Current-voltage measurements were performed on a Keithley SMU236 unit of the
measurement setup shown in Figure 2-2 at room temperature. The measured current
density versus voltage characteristics of NTCDA/PPy and NTCDA/(PEDT/PSS) diodes
are illustrated in Figure 3-7 and Figure 3-8, respectively. Forward bias is defined here as
positive voltage applied to the PPy or PEDT/PSS contact. From the experimental data,
the rectification ratios can be found to be ~ 4.5xl03 for NTCDA/PPy at 2 Y and ~
4.1 x io 3 for

NTCDA/(PEDT/PSS)

at

3

V.

The

turn-on

voltage

of

the

NTCDA/(PEDT/PSS) diode is about 1.7 V, which is higher than that of the NTCDA/PPy
diode, about 1.2 V. The NTCDA/(PEDT/PSS) diode has a lower current density at the
forward bias compared to the NTCDA/PPy diode.

The reason of the difference is

attributed to the different material properties like bandgap and Fermi energy level.
The interface properties between the n-type organic material and the p-type
organic material depend on the relative energies of the Fermi energy levels, the HOMO
levels and the LUMO levels. Usually, the Fermi levels of the two materials align at the
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interface. However, due to van der Waals’ weak intermolecular bonding between organic
semiconductors, the Fermi level would move freely at the organic interface and thus
allowing the vacuum level to align [60], The contact barrier would be determined by the
ionization energy difference between two organic semiconductors. Here, the ionization
energy is defined as the energy separation of the low binding energy edge of the HOMO
from the vacuum level. From the reverse part of the curves in Figure 3-7 and Figure 3-8,
the breakdown voltages for the NTCDA/PPy and NTCDA/(PEDT/PSS) are about 9 V
and 8.3 V, respectively.

Both o f these kinds o f organic diodes show the abrupt

breakdown behavior.
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Figure 3-7 Current-voltage characteristics o f NTCDA/PPy diode
The bandgap (Eg) o f NTCDA is determined to be 3.3 eV from the absorption
spectrum and its energetic distance between conduction band and Fermi level (EC-EF) is
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less than 0.37 eV at 30°C [61]. The work function and the bandgap o f PEDT are 5.16 eV
[62] and about 1.6 eV [63], respectively. The difference between the conduction band’s
edge and vacuum level for PPy is 2.5 eV and the Eg is 3.16 eV. Its polaron level is about
5.19 eV relative to the vacuum level [64]. Thus, from the experiment barriers for these
two diodes, the HOMO o f NTCDA can be deduced to be about 6.9 eV from the vacuum
level. Then, the LUMO o f NTCDA will be 3.6 eV from the vacuum level.
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Figure 3-8 Current-voltage characteristics o f NTCDA/(PEDT/PSS) diode

3.6

Acetone Treatment o f NTCDA/PPy Organic Diodes

Acetone is a very common solution for photoresist removal in photolithographic
process. However, acetone was found to significantly affect the electrical characteristics
of diodes in this experiment. From the measured data of NTCDA/PPy diodes immersed
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into an acetone solution for about 3 minutes, the significant change of I-V characteristics
as shown in Figure 3-9 was observed due to the acetone attack.
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Figure 3-9 I-V characteristics of NTCDA/PPy after the acetone treatment
With acetone treatment, the current-voltage characteristics are found to be
symmetric without abrupt breakdown behavior from Figure 3-9. The rectification ratio
and the current density are dramatically decreased by three orders and the breakdown
voltage is reduced to about one-third. This effect should be attributed to the strong
influence of acetone on the conducting properties of PPy by changing the doping level.
Thus, acetone should be avoided in the fabrication process of an NTCDA/PPy diode. As
an alternative approach o f patterning polymers, RIE process can be used to avoid the
acetone attack because o f its advantages such as clean and dry etching.

CHAPTER FOUR
PEDT/PSS FIELD-EFFECT TRANSISTORS
4.1 Introduction
In this chapter, PEDT/PSS OFETs have been investigated and fabricated with the
simple and low-cost fabrication processes o f spin coating and RIE using PEDT/PSS as a
p-type semiconductor, poly(4-Vinylphenol) (PVP) as a gate dielectric layer, PPy as
source and drain electrodes, and PPy or heavily doped Si as the gate.
OFETs based on semiconductive polymers have attracted increasing interest for
the promising applications to flexible, low-cost and large area displays, and low-end
electronic devices like smart cards due to their extraordinary electrical and mechanical
properties. A lot of undoped or doped conjugated polymer such as polyaniline [65],
polythiophene [66], poly-3-hexyl-thiophene [67], arylamino-poly-(phenylene-vinylene)
[68], and alpha-sexithiophene [69] have been demonstrated as the active materials for the
OFETs. Since the organic FETs are generally used for low-cost applications, the easy
fabrication processes and the simplified structures are of much interest.
In this study, dielectric layer, semiconductor, gate and source/drain layer were
deposited by the low-cost spin coating and then patterned with RIE technique using
Aluminum thin-film as a mask. The electrical characteristics of the device and the
influence of PPy on the device’s performance have been investigated by comparing two
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kinds of OFETs with different gate, PPy as the gate and low-resistivity silicon as the gate
in the ambient atmosphere at room temperature.
4.2

Theory of OFETs

Organic/Polymer Semiconductor

(a) Bottom contact.
Organic/Polymer Semiconductor
Dielectric

(b) Top contact.
Figure 4-1 Schematic structure of OFETs
Generally, OFETs have two kinds of basic structures shown in Figure 4-1, bottom
contact and top contact. To analyze the electrical characteristics of OFET, the MOS
theory for the traditional Si FETs was assumed to be still held. Thus, similar to the
conventional FETs, the drain current in the linear region and the saturation region can be
commonly described by equation 4-1 and 4-2 [70]:
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where W and L are the channel width and length, respectively, pFET is the carrier mobility
o f the holes in the PEDT/PSS channel, Ci=8j/dj is the gate dielectric capacitance per unit
area (£j and dj are the dielectric constant and the film thickness of the gate dielectric layer,
respectively), and V os. Vns> V th are the gate voltage, drain-source voltage and threshold
voltage, respectively.

Insulator
Evac — r

N
LUMO

HOMO
000

Metal

Organic
Semiconductor
VGs = 0
Without Bias

k .

N oo
000
VGS < 0
Accumulation
Mode

Figure 4-2 Schematic Band diagram of p-type OFET
The operation mode o f OFETs is the accumulation mode or the depletion mode.
For the p-type OFETs, in the depletion mode, OFETs are driven by a positive gate bias,
resulting in high channel resistance (off-state). On the other hand, OFETs are driven by a
negative gate bias in the accumulation mode, resulting in low channel resistance (onstate). Figure 4-2 shows a schematic energy diagram for the p-type OFETs under the state
o f without bias and accumulation mode.

4.3

Current-Voltage (I-V) Measurements

Current-voltage (I-V) measurements refer to d.c. characterization of OFETs for
the purposes of performance analysis and parameter extraction. There are two sets of I-V
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curves: drain characteristics and gate characteristics, which can be used to extract the
important parameters o f OFETs, such as the field-effect mobility

(|4. fet )>

the threshold

voltage (Vth), the slope, and the on/off current ratio.
4.3.1 Electrical Characteristics

Drain characteristics are a series of plots of the drain-source currents
function of drain-source voltage

(V d s)

at different values of gate-source bias

plot consists o f three regions: the linear region where

V ds

( I d)

(V g s)-

as a
The

is small compared to the sum

of the gate’s built-in potential, Vy and Vos, and the channel’s current responds linearly to
an increase in

V ds

according to Equation 4-1; the cutoff region where the channel’s

current is restricted; and the saturation region where Vds is sufficiently high to fully
deplete the channel and ID flow saturated at the saturation current, Ids, from Equation 4-2.
Gate transfer characteristics are a plot o f the I d, as a function of V Gs, at specific
value of V Ds- The field-effect mobility is one of the most important parameters of
OFETs. It is often used to characterize the organic semiconductor o f OFETs. The drain
characteristics can be used to estimate the field-effect mobility, either from the saturation
current or from the low drain current in linear region.
Ion/Ioff ratio is also an important parameter o f OFETs. It depends on the ratio of
the mobility over conductivity, which simultaneously requires a large mobility and a low
conductivity for the organic semiconductor to achieve a large on/off current ratio.
4.3.2 Measurement Set-up
The measurement set-up for electrical characterization o f OFETs essentially
consists of a probe station with a microscope, a Keithley Test System with ICS, and a
personal computer (PC) as shown in Figure 2-2.
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4.4

TCAD Simulation of OFETs

The purpose of Technology Computer Aided Design (TCAD) simulation of
OFETs is to improve the device’s performance by changing and optimizing the
fabrication process conditions. With the help of TCAD simulation with TSUPREM-4 and
MEDICI simulators, the fabrication conditions were optimized to obtain the better
characteristics.
4.4.1 Simulation o f OFETs

Mesh for P-CHANNEL FET Structure/ C U M LIANC

xi'xl'xi
y'' S'XS y
t/\ y y ss XiNJX
/' y
s y s ’ y y ■\ ix \ N X
/
'v'x*X

y

1f-r-\

).bo

iz.e

\
X.
X
15.01

5 0.0 0

l i s t i n g (ncrons)

(a) Mesh o f device.

v s . vd c u r v e o f

p o fet

(o .su m

ped t,

o.2um

pv p) /

g

.

lianc ?

Mvg—io
M V g -9 V
V V g s-5 V
Z V g .- J V

H vg—1.5 V
Z v g « -0 ,5 V

0 Vg.O
♦ V g-l v
•

V g-3 V

h Vg-5 V
■f Vg-9 \
a Vg»10 v

V iD PA Itl' tV c lto )

(b) Drain characteristics.
Figure 4-3 Mesh (a) and characteristics (b) of PEDT/PSS OFET with PVP
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Figure 4-4 Mesh and Electrical Characteristics o f OFET with p+ Source/Drain
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Figure 4-5 Mesh and Electrical Characteristics o f OFET with n+ Source/Drain
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Figure 4-6 S/D: p-type, CONC=2el5; Channel: PEDT, CO NC=lel6
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Figure 4-7 S/D: n-type, CONC=2el5; Channel: PEDT, CONC=lel6
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Figure 4-8 S/D: p-type, CONC=2el6; Channel: PEDT, CO NC=lel9
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Figure 4-9 S/D: n-type, CONC=5el5; Channel: PEDT, CO NC=lel6
l a v s . Vd C u r v e / POFET G. LIANG

Figure 4-10 S/D: n-type, CONC=2el5; Channel: PEDT, CONC=lel8
In the simulation of polymer FET with TSUPREM-4 and MEDICI software, the
mobility o f Si was changed to 0.1 cm2/VS and the resistivity o f Si was changed to 1.26
Qcm to represent the PEDT/PSS, a p-type polymer. PVP, a dielectric polymer, is
represented by the silicon oxide. Because the constant mobility is used in the simulation,
the mobility models that are independent on the dopant concentration were chosen.
The following two FET structures were simulated: one is with PVP of 500 nm
thick and PEDT/PSS o f 1 pm thick; the other one is with PVP of 200 nm thick and
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PEDT/PSS of 0.5 pm thick. In the former structure, the Vth is about 9.881 V at Vos=-0.5
V, and the slope is about 23 V/dec. For later one, Vth is 1.91 V at VDs--0.5 V, and the
slope is 4.68 V/dec. Figure 4-3 shows the mesh structures and characteristics of later one.
4.4.2 OFETs with Different Source/Drain
In order to further investigate the influence on electrical characteristics of
different device structures, OFETs with different types o f Source/Drain materials were
simulated: one with n+ polymer and the other one with p+ polymer. For both of these two
FETs, they have the following main dimensions: 0.3 pm thick PEDT, 0.2 pm thick PVP,
a channel length o f 10 pm and a source/drain resistivity of 2 Ohmcm.
With p+ Source/Drain, OFET works under the accumulation mode with Vth of
1.544 V at V Ds= -0.2 V, and a slope of 3.742 V/dec. When V gs=0V, there is the current

flowing between the source and drain, which means it is a normal-on device. To turn off
the device, we need to apply a positive gate bias. When the more negative Vqs is applied,
the drain-source current, Ids, will increase. Fig. 4-4 shows its mesh structure and
characteristics. The drain characteristics show two regions: the linear region and the
saturation region, which are similar to that o f the conventional Si MOSFET.
With n+ Source/Drain, OFET operates under the inversion mode with Vth of
2.716 V at V ds= 0.2 V, and a slope of 394 mV/dec at V gs=2.7 V. Because the OFET used

the n-type material as the source/drain electrodes, there will be the contact barrier
between the p-type semiconductor and source/drain electrodes and an inversion layer
should be formed between the source and drain electrodes

make the current going

through the OFET by applying a positive gate voltage. At a zero gate bias condition,
there will be no drain current flowing through the device. But for the OFET with p-
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material as the source/drain, the drain current will flow through the OFET since there is a
conduction channel between the source and the drain, even when the gate is at zero bias
condition. Thus, compared with OFETs with p+ S/D, OFETs with n+ S/D have a smaller
subthreshold slope, a smaller off current at V Gs=0 and a larger on/off current ratio. It is
the normal-off device. It means, a positive V gs larger than V (h should be applied to turn
on the device by forming the conduction channel between the source and drain. The drain
characteristics also show the linear region and the saturation region. Fig. 4-5 shows its
mesh structure and characteristics.
4.4.3 OFETs with Various Doping Concentration
OFETs were simulated with changing the material’s resistivity to related doping
concentration. The similar results were obtained as those using resistivity in the
TSUPREM-4 processing code. Fig. 4-6 and Fig. 4-7 show the resulted characteristics.
While the doping concentration was increased over 1E17 cm'3, such as 1E18 or 1E19, the
Vth was to have more negative values, and the subthreshold slope was to be much larger,
over le6 V/decade according the simulation output. Fig. 4-8 shows the drain
characterise

o f OFET with p-type S/D and a PEDT concentration o f le l9 cm '3. Fig. 4-9

and Fig. 4-10 show the drain characteristics of OFET with n-type S/D and PEDT as the
semiconductor. These should be contributed to the high channel doping concentration
since the inversion channel is too hard to be formed.
4.4.4 Simulation Summary
Through the TCAD simulation with TSUPREM-4 and MEDICI simulator,
simulation results o f the different kinds of OFET structures can be summarized in Table
4-1. According to the above discussion and Table 4-1, it was found that OFET s
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performances were strongly influenced by the PVP thickness, the semiconductor’s
(PEDT/PSS) thickness, and the types of S/D materials. The thinner the PVP and the
PEDT/PSS, the better the performance. These may result from several reasons. First,
when the thickness o f a gate dielectric (PVP) and semiconductor (PEDT/PSS) were
thinner, the electric field between the gate and the source/drain will be higher and then
more charge carriers will be induced or attracted into the conduction channel with a
smaller gate voltage. Second, the semiconductor’s thickness will affect the off-current
when the OFETs use the p-type material as the source/drain electrodes. The off-current
will be smaller in cases o f the thinner semiconductor. Third, when the OFETs use the n- .
type material as the source/drain, the conduction channel between the source and the
drain was formed by an inversion layer. This will result in a very small drain-source
current at the zero gate voltage.
Table 4-1 Summary of simulation results of the different OFET structures
Vth (V)
P-type S/D
(TPVp=0.5|im,
TpEDT= lP m)
P-type S/D
(T pVp=0.2pm,
TpEDT=0-5pm)
P-type S/D
(Tpvp=0.2pm,
TpEDT=0-3pm)
N-type S/D
(Tpvp-0.2p.rn,
TpEDT~0.5pm)
N-type S/D
(T pVp=0.2pm,
TpEDT=0.3pm)

Slope
(V/Dec)

I0ff(A/pm)

lor/Ioff

9.881

23

-1.7149E-10

small

1.91

4.68

-3.3987E-10

small

1.544

3.742

-8.2798E-11

medium

2.0
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2.3E-16

small

2.716

0.394

6.4525E-16

large

Working
mode

accumulation
mode/
normally-on

inversion
mode/
normally-off
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From Table 4-1, we find the last OFET with n-type S/D will have the best
electrical characteristics among all structures, with a small threshold voltage, a small
subthreshold slope, and a large on/off current ratio. For the OFET with n-type polymer as
the Source/Drain, the channel doping concentration cannot be too high to form the
inversion layer for conduction channel. In conclusion, to improve an OFET’s
performance, it is necessary to decrease the thickness of the dielectric layer and the
thickness of the semiconductor layer, and choose the n-type polymer conductor as the
source/drain material.

4.5 Fabrication o f PEDT/PSS OFETs
PEDT/PSS used in this work is a promising p-type sem 'onductive polymer for
electronic applications due to its excellent electrical and optical properties, such as the
solution processability, the stability, and the transparent property with light and dark blue
colors after it is dried [71].
The schematic cross-section view o f the fabricated FET is shown in Fig. 4-11. For
the fabrication o f PEDT/PSS FETs, an n-type heavily doped silicon wafer with a
resistivity o f about 0.01 Q-cm was used as the substrate and the gate electrode for
convenience. PVP as the gate dielectric layer was spun on the substrate after cleaning the
wafer. The thickness o f the PVP layer was 800 nm. Then the wafer was cured on the hot
plate at 110°C for 5 minutes to remove the solvent from the thin film. After baking the
PVP, the PEDT/PSS and the polypyrrole (PPy working as source/drain electrodes) were
deposited by spin-coating in sequence. The sample was cured at 115°C for 5 minutes
after each spin-coating. The measured thickness of the PEDT/PSS was 1 pm.
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Source

PPy (Source)
PEDT/PSS
PVP
Low resistivity Si (Gate)

Figure 4-11 Mask (Top) and schematic structure (Bottom) of PEDT/PSS FETs
Here, a layer of aluminum, 120 nm thick, was thermally evaporated as the pattern
mask for RIE process. In this work, two RIE steps were utilized to pattern the polymer
layer.

Finally, the PEDT/PSS FETs were implemented with the wet etching for

aluminum layer and the RIE etching for polymer layers. The first aluminum wet etching
and RIE are used to pattern the whole structure. The following Al wet etching forms the
source and drain mask for a t.vVo&4 RIE etching o f PPy to obtain the final device as
shown in Fig. 4-11. The detail fabrication procedure was described in Figure 4-12.
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Low resistivity Si (Gate)
a. Prepare low-resistivity Si substrate as the gate;

Low resistivity Si (Gate)

b. Spin-coat a layer of PVP as the gate dielectric;

PEDT/PSS
PVP
Low resistivity Si (Gate)

c. Spin-coat a layer of PEDT/PSS as the semiconductor;

PPy
PEDT/TSS
PVP
Low resistivity Si (Gate)

d. Spin-coat a layer of PPy as the Source/Drain electrode;

Low resistivity Si (Gate)

e. Evaporate a layer of A1 as RIE metal mask;

f. Pattern A1 layer by wet-etching;

A1
PPy
PEDT/PSS
PVP
Low resistivity Si (Gate)
g. Pattern all polymer layers by RIE etching;

Low resistivity Si (Gate)

h. Pattern A1 to form Source/Drain mask by wet-etching;
Source

Drain
A1
PPy
PEDT/PSS
PVP

Low resistivity Si (Gate)

i.

Pattern PPy above the channel to form S/D and final structure;

Figure 4-12 Schematic fabrication procedure o f PEDT/PSS based OFETs
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4.6

Results of PEDT/PSS OFETs

For the FET described above, the drain characteristics of a typical FET fabricated
with the PEDT/PSS as a semiconductor and the PPy as the source and drain materials are
shown in Fig. 4-13. This device has a channel length and width of 40 and 300 pm,
respectively, and a gate dielectric thickness of 800 nm. In the polymer-based FETs, the I d
is controlled by the Vgs applied to the low-resistivity Si. The negative gate voltages
enlarge the conduction channel due to the formation of the hole accumulation layer.

0

-5

-10
-15
Drain-Source Voltage

-20
(V)

-25

Figure 4-13 Drain characteristics o f PEDT/PSS OFET with n+ Si as gate
From Fig. 4-13, it is found when V gs is at zero volts bias, the current between the
drain and source, Ip increases linearly with the drain-source voltage, Vos- However, when
the applied Vgs is more negative, Id rises more sharply at the small VDs and shows a
tendency to saturate at a relatively high drain-source voltage. Thus, the characteristics of
FET have two working regions: linear region and saturated region, as shown in Fig. 4-13.
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It indicates the channel’s conductivity is increased with a negative gate voltage. From
Fig. 4-13, it also shows that the PEDT/PSS works as a p-type organic semiconductor with
the holes as the majority carriers. When a negative bias is applied to the gate electrode,
the holes are attracted to the region near the dielectric layer between the drain and source.
Under this bias condition, the conductivity of the channel between the drain and source is
increased. Thus, the field-effect of this FET is due to the accumulation of the holes in the
PEDT/PSS film near the PVP gate dielectric layer between the drain and source.
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0.012

0 .0 0 9
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0 .0 0 3

0.000
-30

F'^ure 4-14

I d ' /2 vs.

-40

-50

Vgs of PEDT/PSS OFET with n+ Si as gate

Fig. 4-14 shows the measured

Id

versus Vqs

(= V

ds)

characteristics of the

PEDT/PSS based FETs, which can be used to extract the threshold voltage (Vth)
according to the equation (4-2). By using the approach highlighted in the reference [65],
the threshold voltage was extracted to be 17 V by extrapolating the linear part of the Id1/2
versus VqS plot to the gate bias axis as shown in Figure 4-14. This value seems to be
larger than what one may deduce from the results in Figure 4-13, and this may be
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attributed to some error in the measured data used. This positive Vth indicates that the
FET is a normal ly-on transistor with a conduction channel under the zero gate voltage.
The hole mobility p EET can be calculated to be 0.8 cm2/V S from equation (4-2) and Fig.
4-14. To be useful, the organic FETs must have a sufficiently large on current and low off
current for the practical applications. When the Vos of -8 V is applied and the gate
voltage is swept from 20 V to -5 0 V, the current on/off ratio is about 1.05x10s and the
subthreshold slope is about 4.5 V/decade.
The charge transport in the semiconductive polymer is strongly affected by the
doping concentration. The resistivity of the PEDT/PSS, as measured by Keithley 236
instrument using two parallel Au electrodes, was found to be 1.26 Q cm. Thus, from the
equation cr=qpp (q is the elementary electron charge), the carrier’s concentration, p, can
be found to be 6 .2 x l0 18 cm'3, which are close to the doping concentration of PEDT/PSS.

4.7

Fabrication of All-Organic PEDT/PSS FETs

The schematic structure o f a fabricated FET with PPy as the gate is shown in Fig.
4-15. To fabricate organic PEDT/PSS FETs, a silicon wafer coated with 0.5 pm
thermally oxide was used as the substrate. After the wafer was cleaned, a polypyrrole of
about 1 pm thick was spin-coated as the gate electrode and dried on the hot plate. Then, a
PVP o f 800 nm thick was also spin-coated as the gate dielectric layer. Then the wafer
was cured on the hot plate at 110°C for 5 minutes to remove the solvent in the thin film.
After baking the PVP, the PEDT/PSS and the conductive polymer polypyrrole were
deposited by spin-coating and cured at 115°C for 5 minutes in sequence. The thickness of
the PEDT/PSS and the top PPy layer are 1 pm and 500 nm, respectively.
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In this experiment, two reactive ion etching steps were utilized to pattern the
polymer layers. Here, a layer o f aluminum 120 nm thick was thermally evaporated as the
pattern mask for the RIE process. The first aluminum wet etching forms the RIE metal
mask that covers the source, drain and channel regions. The following RIE etching is
used to pattern the top PPy layer and PEDT/PSS layer. The second aluminum wet etching
forms the source and drain mask for the second RIE etching of the top PPy layer in the
channel region and the outside PVP layer. Because the RIE etching rate of PVP is higher
than that o f PPy, PVP on the outside region was etched away before the PPy in the
channel region was completely etched. With a little reduction in the thickness of the
bottom PPy layer, the final structure was formed when the top PPy layer in the channel
region was completely removed. Figure 4-16 shows the detail fabrication procedure.

Source (PPy)
PEDT/PSS
PVP
PPy (Gate)

Si Substrate

Figure 4-15 Schematic cross-sectional view of all-organic PEDT/PSS FETs

Si Substrate

a. Prepare the SiCh coated silicon substrate;

b. Spin a layer of PPy as the gate;

Si Substrate
c. Spin-coat a layer of PVP as the gate dielectric;
PEDT/PSS
PVP
PPy (Gate)
Si Substrate
d. Spin-coat a layer of PEDT/PSS as the semiconductor;

iSf#-

PPy
PEDT/PSS
PVP
PPy (Gate)

Si Substrate
e. Spin-coat a layer of PPy as the Source/Drain electrode;

A1
PPy
PEDT/PSS
I PV P
PPy (Gate)
S i0 2
Si Substrate

f.

Evaporate a layer of A1 as RIE metal mask;

■M'S

A1
PPy
PEDT/PSS
PVP
PPy (Gate)

Si02
Si Substrate
g. Pattern A1 layer by wet-etching;
A1
PPy
PEDT/PSS
PVP
PPy (Gate)

%/*

h. Pattern PPy and PEDT/PSS polymer layers by RIE etching;
A1
PPy
PEDT/PSS
PVT
PPy (Gate)
■ ■
Substrate I
i. Pattern A1 to form Source/Drain mask by wet-etching;
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j.

Pattern PPy above channel and outside PVP to form S/D and final structure.

Figure 4-16 Schematic fabrication procedure o f all-organic PEDT/PSS FETs
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Results o f All-Organic PEDT/PSS FETs

drain characteristics o f a typical all-organic FET fabricated with

PEDT/PSS as the semiconductor and PPy as the source, drain and gate materials were
shown in Fig. 4-17. This device has a channel length and width of 40 pm and 300 pm,
respectively, and a gate dielectric layer 800 nm thick.
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Fig. 4-18 shows the measured gate transfer characteristics o f the organic
PEDT/PSS FET with PPy as the gate. The electrical characteristics were analyzed with
the similar method stated above. By linearly extrapolating the curve to the

V

qs

axis, the

threshold voltage V th can be found to be -13.3 V. It implies the FET is a normally-off
transistor. The hole mobility p FET in the linear region with the small VDS o f -15 V can be
extracted to be 0.58xl0'4 cm2/Vs from the Fig. 4-18. When the VDS o f-1 5 V was applied
and the gate voltage was swept from 20 V to -20 V, the slope was obtained to be about
6.77 V/decade.
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Figure 4-18 Gate transfer characteristics o f all-organic PEDT/PSS FETs
By comparing their electrical characteristics of the above two OFETs with the
same channel length and width under the same bias condition, it is found that the organic
PEDT/PSS OFET with PPy as the gate has nearl) fhousand times smaller drain current,
smaller field-effect mobility, larger threshold voltage, and larger '..ubthreshold slope than
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the OFET with heavily doped silicon as the gate. The large differences observed between
the two transistors should be attributed to the electrical properties of the gate material
PPy and the dielectric material PVP. First, the different work function of PPy and n+
doped Si will result in different band bending. Second, there is the leakage current
flowing through the dielectric layer (PVP) during the measurement, which is on the order
of 10'10 A. Thus, the effective electrical field of the applied gate voltage is decreased due
to the smaller conductivity o f PPy (generally less than 1 S/cm) compared to that of n+
doped Si. Much less carriers will be attracted to form the conduction channel between
drain and source. It means that the much larger gate voltage

V gs

applied on the organic

FET is necessary to achieve the drain current in the same order due to the largely
weakened field effect.
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Figure 4-19 Drain characteristics of improved all-organic PEDT/PSS FET
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For the practical applications, OFETs also need the smaller threshold voltage.
Therefore, PPy functioning as the gate material strongly affects the electrical
characteristics of OFET. To improve the performance and to benefit from the various
advantages o f organic FETs, we need to look for the conductive polymer with higher
conductivity to work as the electrodes and other solution processable dielectric material
to reduce the leakiness.
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Figure 4-20 Gate characteristics of improved all-organic PEDT/PSS FET
From the above result of all-organic FETs, we can see the field-effect mobility is
quite low with the value of 0.58x1 O'4 cm2/Vs compared to the mobility of OFET with
low -resistivity Si as the gate. This large difference o f mobility extracted from the OFETs

might result from the surface roughness of the gate dielectric. Because the surface of the
low resistivity silicon wafer is much smoother than the surface of deposited conducting
polymer (PPy), the surface o f the gate dielectric (PVP) that was deposited on the low
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resistivity silicon will be much smoother than the surface o f PVP deposited on the PPy.
And the rougher gate dielectric surface will reduce the field-effect mobility. Other
reasons might include the electrical properties of the gate material PPy and the dielectric
material PVP, such as the work function, the conductivity o f PPy, and the gate series
resistance effect. Moreover, according to the simulation of MOSFETs in section 4.3, we
can find the performance of OFET could be affected by the thickness of the
semiconductor and the gate dielectric. Therefore, the device’s structure was modified by
reducing the PEDT film’s thickness to 600 nm and the thickness of PVP to 450 nm.
Figure 4-19 and Figure 4-20 show the electrical characteristics of modified all-organic
PEDT FETs with a channel length of 20 pm and a channel width of 300 pm. From these
two figures, the field-effect mobility can be extracted to be 1.04x10° cm2/Vs in the linear
region with a small V qs o f -20 V, and a Vth o f -16.8 V, a Slope of 10 V/dec, respectively.
Here, we can find the field-effect mobility is improved by more than one order.
Since all polymer materials were deposited by spin coating and etched by RJE
etching, the described fabrication processes may be a potentially low-cost method to
fabricate the all-organic FETs and circuits for practical application with other polymers.
From the simulation results and the experimental results, it was found that the
thickness of the organic semiconductor and gate dielectric have influence on the device’s
performance. The simulation is useful to improve the device’s performance by optimizing
the process. However, the charge mobility in the organic semiconductor is not constant
and will be affected by the electric field and the temperature. Thus, the physically
accurate mobility model should be selected in simulation.

CHAPTER FIVE

PENTACENE OFETS AND CIRCUITS

5.1 Pentacene OFETs and Stability
5.1.1 Introduction
From the experimental results o f PEDT/PSS OFETs described in Chapter 4, we
can observe that their operating voltage is very high and the electrical characteristics
were not as good as those o f Si based FETs. Pentacene, a promising p-type organic
semiconductor consisting of five fused benzene rings with the chemical structure shown
in Figure 5-l(a), has been investigated extensively as an active material for the devices
since the 1990s. With improving process condition, it was observed to be one of the best
candidates for electronic devices because of its increasing mobility. In this section,
pentacene OFETs were fabricated with a simplified structure as shown in Figure 5-1(b).
The stability of pentacene OFETs was investigated through the degradation with time.
5.1.2 Experimental
To fabricate the pentacene structure, n+ heavily doped silicon was used as the gate
electrode and the substrate. First, the top layer of the silicon wafer w as thermally

oxidized to form a 100 nm thick Si02 layer. Upon finishing the oxidation, a layer of gold,
80 nm thick, was deposited by the sputtering system. Then, photolithography was used to
pattern Au layer as the source and drain electrodes. Pentacene, without further
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purification, was thermally evaporated onto the sample held at room temperature to form
the active thin-film with the low deposition rate and working pressure of 6x1 O'7 Torr. The
photo image in Figure 5-2 shows the top view of the fabricated pentacene FET. The
electrical characteristics were measured with Keithley SMU236 and 238 source
measurement units in the ambient atmosphere at room temperature.

Pentacene
(Au) Source
Low resistivity Si (Gate)

Figure 5-1 (a) Pentacene molecular; (b) Schematic structure of pentacene OFETs

Pentacene

Figure 5-2 Photo image of top view of fabricated pentacene FET

5.1.3 Electrical Characteristics and Stability
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Figure 5-3 Drain characteristics of pentacene FET with thermal oxide as insulator
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drain characteristics measured right after the fabrication o f a typical

pentacene FET were shown in Figure 5-3. This device has a channel length and width of
25 and 800 pm, respectively, and a gate dielectric thickness o f 100 nm. Figure 5-4 shows
the gate characteristics for this device. Based on the theory and equations described in
Chapter 4, by using the similar approach, the main parameters o f this device can be
extracted as: a threshold voltage (Vt|n) of -1 V, a field-effect mobility (pFET) of 0.341
?

4

cm /Vs, an on/off current ratio (Ion/Iotf) o f 5.04x 10 , and a slope of 2.1 V/decade.
To investigate the stability of the pentacene OFETs, the electrical characteristics
of fabricated OFETs were measured with the change of time, while the fabricated device
was kept in the atmosphere environment. Figure 5-5 and Figure 5-6 show the electrical
characteristics measured after one day, and the device’s characteristics after one week
were shown in Figure 5-7 and Figure 5-8. When the pentacene OFET was measured after
one month, its electrical characteristics were shown in Figure 5-9 and Figure 5-10.
Table 5-1 shows the extracted main parameters o f pentacene OFET after the
fabrication, ..ne day, one week, and one month. From Figure 5-2 to Figure 5-9 and Table
5-1, the degradation o f the fabricated pentacene OFET was observed with the change of
time. The field-effect mobility was reduced to 10 percent one week after the fabrication,
and the magnitude of the on/off current ratio was decreased with one order. The threshold
voltage and the slope increase with the extension of the device’s lifetime.
The stability of fabricated pentacene OFET was not studied systematically, but all
of these indicate that the pentacene OFET will degrade with the time if it is kept in the
atmosphere environment without any measure o f protection. The degradation might come
from the interaction o f pentacene material and the air. Thus, some protection methods

80

should be developed. For example, a layer o f insulator like poly-methyl-meth-acrylate
(PMMA) could be deposited to keep the pentacene from exposure to the air.
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Table 5-1 Main parameters of pentacene OFET in different time

After fabrication
One day later
One week later
One month later

P fet (cm2/vs)

V,i, (V)

Slope (V/Dec)

lon/Iot'f

0.341
0.315
0.031
0.01

-1
-3
-4.2
-5.5

2.1
2.4
4.5
6.0

5.04x104
3.16xl04
l.OxlO3
1.03xl03

5.2 Temperature-Dependence of Mobility and V h,

5.2.1 Introduction
To gain insight and an understanding of the charge transport mechanism, here the
temperature-dependence o f field-effect mobility for pentacene OFET was observed. An
increasing mobility with decreasing temperature has been reported in pentacene,
indicating a band-like conduction [72]. In a field-effect transistor, the electrical
conduction takes place at the semiconductor/gate dielectric interface, involving only the
first several layers of a deposited semiconductor film. Thus, the orientation of the initial
pentacene layer, surface properties of the insulator, and the substrate temperature should
have a dominating influence on the field-effect mobility.
5.2.2 Experimental

100 nm-thick layer o f SiC>2 is grown on n+ heavily doped Si (Gate) wafer by
thenual oxidation as the dielectric material. Then Au is deposited by sputtering. After
that, two photolithography processes are performed to pattern Au as the source and drain
and to pattern Si(>2 , respectively. At last, pentacene (from Aldrich) is deposited on the
channel (25 pm length and 800 pm width) and source/drain regions through a thermal
evaporator at 6><10'7 Torr. The fabricated devices were tested by Keithley Test System
(236 source measure unit with model H1001 heat control module) at an ambient
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atmosphere. The electrical characteristics of pentacene FET are measured with sweeping
temperature from 300 K to 400 K and then sweeping back.
5.2.3 Result and Discussion
The output and transfer characteristics of pentacene FET at room temperature
were shown in Fig. 5-11 and Fig. 5-12, respectively. According to the equations
described in Chapter 4, the electrical characteristics o f the pentacene OFET were
analyzed, and the field-effect mobility in saturation region was extracted to be 4.6x103
cm2/Vs. Other parameters o f pentacene FET can be extracted with a Vth of -4 V, a slope
of 4.5 V/decade, and an on/off current ratio of 2 x l0 3. We can find even in cases where
the sample preparation conditions were held the same as possible, large differences in
mobility were observed compared to the extracted mobility (0.341 cm2/Vs) in the
previous section, which may ascribe to differences in purity of the pentacene material,
thin-film deposition rate, molecular order, and grain boundary effects [73][74][75].
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Figure 5-11 Drain characteristics of pentacene FET with thermal oxide as insulator
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Mobility is the key parameter in FET and the extracted plot of mobility versus
temperature is shown in Fig. 5-13. It could be found that the mobility increases to a peak
and then decreases gradually to a very low value from 300 K to 400 K. Early experiments
and analyses testify the thermally activated hopping transport for some organic materials
below room temperature [76][77j. N. Karl [78] employed the inverse power law for this
kind o f temperature dependence in naphthalene crystal. In other words, mobility
increases with the temperature (below room temperature) according to Arrhenius
relations. But with the further increasing of temperature, the mobility in pentacene
decreases eventually. This indicates the higher carrier scattering from higher carrier
concentration at higher temperature.
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Figure 5-12 Gate characteristics of pentacene FET with thermal oxide as insulator
For the fabricated pentacene devices, mobility corresponding to temperature can
be expressed by juaT~" with n equal to -6 for 300 K - 330 K and 16 for 330 K - 400 K,
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plotted in Fig. 5-14. Non-uniformity o f n value suggests that other factors determine the
mobility such as contact series resistance and electric field as well as temperature. After
330 K, the mobility decreases with the increasing of the temperature.
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Figure 5-13 Temperature dependent mobility of pentacene FET
The mobility tail for temperature of 350 ~ 400 K may indicate the small polaron
carrier generation and multiple traps in the pentacene film according to the model
(Equation 1-1) developed by Holstein [15] and the multiple trapping and release (MTR)
model (Equation 1-3) [16] developed by the Thiais group. When we sweep back the
temperature and test the device again, the characteristics are almost the same, which
demonstrates that there are no apparent annealing effects.
In this study, it was found that the threshold voltage of the fabricated pentacene
FET is temperature dependent, as shown in Figure 5-15. From this figure, there is a
minimum value o f threshold voltage of about -1.4 V near 325 K. As the temperature

86

increases, the threshold voltage increases with almost a power law. It may be contributed
to the higher carrier generated at a higher temperature.
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Figure 5-15 Temperature dependence of threshold voltage for pentacene FET
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5.3 Pentacene OFETs with SA-SiQ? as Gate Dielectric
5.3.1 Introduction
In order to have potential applications, OFETs must provide a substantial
performance advantage compared with the conventional technology. Among the various
OFETs based on organic semiconductors, pentacene OFETs were demonstrated to have
the highest mobility and sufficiently high on/off current ratios up to now [20][23].
Moreover, the low-cost and batch fabrication process is extremely necessary in order to
benefit the various advantages of the OFETs. Furthermore, the low-temperature process
is required due to the thermal properties of the organic materials. And Si02 is the most
widely used gate dielectric. However, the depositions o f Si02 in the previous works were
done either by the high temperature thermal oxidation, or through LPCVD, PECVD, or
through e-beam sputtering which requires a complex system.
In recent years, self-assembly technology has gathered a lot o f attention in the
fabrication of nanometer scale electronic devices because it is a very easy and lowtemperature process that almost eliminates any expensive and complex facilities
[79][80][81]. In this work, a simple, low-temperature and low-cost fabrication procedure
o f pentacene OFETs is presented. The vertical dimension o f the self-assembled thin film
can be precisely controlled. Unlike the conventional process, the layer-by-layer (LBL)
self-assembly allows one to obtain the thin films for a semiconductor device with a
dramatically lower temperature, lower cost, and shorter processing time.
5.3.2 Experimental
The high quality insulator with a low leakage current through it and a high
breakdown voltage is an important requirement for good performance o f a FET. Fig. 5-16
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shows the electrical characteristic of Au/self-assembled Si02/n+ heavily doped Si
structure shown as the inset o f Figure 5-16. Positive bias is defined here as negative
voltage applied to the silicon substrate. The 10 layers of S i0 2 nanoparticles were self
assembled and a gold electrode, 80 nm thick, was sputtered. Since the breakdown field
was larger than 0.57 MV/cm and the leakage current was typically 2 nA/mm2 with an
applied voltage o f 20 V from the analysis of electrical characteristics shown in Figure 516, it indicates that self-assembled S i02 can be used as a gate dielectric instead of thermal
oxidized or sputtered silicon dioxide.
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Figure 5-16 Gate leakage characteristic of Au/(SA-Si02)/Heavily-doped Si structure
To build pentacene OFETs with self-assembled S i0 2 (SA-Si02) as the gate
dielectric shown in Figure 5-17, an n+ heavily doped silicon wafer (resistivity of about
0.001 £2-cm) was used as a gate electrode and the substrate. After the cleaning of the
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silicon wafer surface and H 2 SO4 -H2 O 2 treatment for 1 hour, the dielectric layer was self
assembled with SiC>2 nanoparticles that were 45 nm in diameter.
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Figure 5-17 Schematic structure of Pentacene FET with SA-SiC>2 as gate dielectric
The silicon substrate was immersed into a 50 ml poly(dimethyldiallylammonium
chloride) (PDDA) solution for 20 minutes. Following that, it was rinsed in de-ionized
(DI) water for 1 minute, and dried by a nitrogen flow. It was then immersed in a 50 ml
polystyrene (PSS) solution for 10 minutes, rinsed and dried as in the previous step. Then
the immersion into PDDA was repeated for 10 minutes. The sequence was done as
(PDDA (20 minutes) + [PSS (10 minutes) + PDDA (10 minutes)^}, i.e. dipping in PSS
and PDDA were carried again after the first three steps. The intermediate rinsing and
drying are necessary. Thus up to date the outermost layer was a positively charged
PDDA. After the precursor mutilayer, the substrate was immersed in 50 ml diluted SiC>2
(45 nm in diameter) colloidal dispersions (231 mg/ml, Nissan Kagaku, Japan) with a
concentration of 5 mg/ml for 5 minutes, rinsed and dried, followed by another cycle of
PDDA (10 minutes). Therefore, the complete sequence of adsorption is (PDDA (20
minutes) + [PSS (10 minutes) + PDDA (10 minutes)^} + [SiC>2 (5 minutes) + PDDA (10
minutes)] 1 0 . Figure 5-18(a) shows the schematic diagram of the device with four layers of
self-assembled SiC>2 nanoparticles, and Figure 5-18(b) illustrates the self-assembled S i02
thin film.
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Figure 5-18 (a) Schematic SiC>2 self-assembly process, (b) AFM image of SA-SiC>2
Upon finishing the self-assembly of SiC>2 layer as the gate dielectric, a layer of
Au, 80 nm thick, was sputtered onto the top of gate dielectric and then patterned to form
the source and drain electrodes as shown in Figure 5-17. Finally, the Pentacene-based
OFETs were completed with the deposition of a layer o f about 200 nm thick pentacene as
an organic semiconductor. Pentacene was thermally evaporated through a shadow mask
with a low deposition rate and a working pressure of 6xl0*7 Torr. The pentacene material
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is commercially available from Aldrich Chemical (98%) and used without performing
any further purification process. During the evaporation of pentacene, the substrate was
held at room temperature. With the purification of the pentacene material and moderation
o f the substrate heating as described in previous works, the electrical characteristics of
the fabricated FETs could be much improved as expected [5].
5.3.3 Result and Discussion
A quartz crystal microbalance (QCM) equipment produced by USI System in
Japan was used to monitor the LBL assembly process of silica nanoparticles. It is a
microbalance suitable to detect the tiny mass and thickness adsorbed on its face. It senses
the resonance frequency directly, which results in a high sensitivity. The following
relationship is obtained between adsorbed mass M (g) and frequency shift AF (Hz) by
taking into account the characteristics of quartz resonators used:
AF = -1.83 x 10s M/A

(5-1)

where A is the apparent area of quartz microbalance placed between QCM electrodes.
This is 0.16 ± 0.01 cm in our system. The thickness o f the alternate layer corresponding
to QCM frequency shift was determined by SEM observation of the film’s cross-section
from SEM images o f cut resonators coated with silicon/polycation films, which gives the
following relationship with ±5 % error [82]:
d (nm) = 0.022 (-AF) (Hz)

(5-2)

The accumulative frequency shift for 10 layer silica nanoparticles is obtained to
be 16023 Hz. Based on equation (5-2), the total thickness o f the dielectric layer was
calculated as 353 nm.
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It was found that the dielectric constant was slightly higher than the one for
thermal oxide. The SiCVPDDA film volume composition is: 70 % SiC>2 + 10 %
polycation + 20 % air-filled pores. These pores are formed by closely packed 45-nm
Si02 and have a typical dimension of 15 nm [81]. Therefore, the dielectric constant of the
multilayer was higher due to about 30% of inclusions, such as air, polyion layers, etc. If
the layer o f silicon dioxide were produced by conventional thermal oxidation, the
dielectric constant would be 3.9. Otherwise, the dielectric constant of the multiplayer
formed by LBL nano-assembly is around 6 [81].

-100

-80
-60
0V
Q 40

-20

0

2

3
V D S (V)

4

5

Figure 5-19 Drain characteristics of pentacene FET with SA-Si02 as insulator
Id-V ds drain characteristics of a typical pentacene FET fabricated with SA-Si02
as the gate dielectric are shown in Figure 5-19. This device has a channel length and
width of 25 and 500 pm, respectively, and a gate dielectric layer 353 nm thick. In
pentacene OFETs, the current between drain and source I d is controlled by the applied
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gate-source voltage V qs- Since pentacene is a p-type polymeric semiconductor, pentacene
FETs generally operate in the accumulation mode with the negative bias on drain-source
and gate-source electrodes. The negative gate bias will enlarge the conduction channel
due to the formation of a hole accumulation layer. Thus, the conductivity of the channel
between drain and source is increased with the negative gate bias.
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Figure 5-20 Gate characteristics of pentacene FET with SA-Si02 as insulator
Fig. 5-20 shows the measured gate transfer characteristics of the same pentacene
OFET described above. The field-effect mobility is generally determined in the region

where the drain current saturates according to the equation (4-2). From the slope of the
square root o f the saturation current as a function o f the gate voltage as show n in Figure

5-20, a field-effect mobility of 0.05 cm2/Vs was extracted at the small Vos o f -3 V. By
linearly extrapolating the curve to the VGs axis, the threshold voltage Vth can be found to
be 0.3 V. When the Yds o f -3 V was applied and the gate voltage were swept from 2 V to
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-10 V, the threshold slope was obtained to be about 1.4 V/decade and the on/off current
ratio was about 103.
In brief, a low-cost and low-temperature fabrication process o f pentacene OFETs
has been presented using self-assembled Si02 as a gate dielectric material. Self-assembly
may pave the way to replace the thermal oxide as gate dielectric that eliminates the
expensive facilities such as the oxidation furnace or sputtering system.

5.4 Performance Improvement o f Pentacene OFETs
5.4.1 Introduction
In general, the performance of OFET was determined by the properties of active
semiconductor film, especially the region near the dielectric-semiconductor interface. For
the polycrystalline pentacene film, the previous research revealed the ch&.ge transport
would strongly depend on the molecular ordering within the film, the trapped charge at
grain boundaries [83], and the morphology of the semiconductor layer [84]. To improve
the OFET performance, it is necessary to reduce the density of trapping sites and gasadsorption sites, and to promote molecular ordering for better film properties. In some
previous works, researchers improved the electrical characteristics of OFETs through the
purification of the pentacene material, octadecyltrichlorosilane (OTS) treatment o f
dielectric surface, and moderation of the substrate heating [5]. Here, the effect of oxygen
plasma treatment o f dielectric layer was investigated with a purpose of improving
performance of OFET by a simple method.
5.4.2 Experimental
An n+- doped silicon wafer as a gate was thermally oxidized to form a layer o f
Si02 of 100 nm thick. And then a layer of Au was sputtered on the Si02 and then
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patterned to form the source and drain electrodes. Then it was put into the mild oxygen
plasma (150 W) for 5 minutes. Finally, pentacene, 150 nm thick, was thermally
evaporated through a shadow mask under the pressure of 6x1 O'7 Torr. As a comparison, a
pentacene FET was fabricated in the same procedure but without O 2 treatment.
5.4.3 Result and Discussion
Figure 5-21 and Figure 5-22 show the electrical characteristics of a pentacene
FET without oxygen plasma treatment on the dielectric surface. With oxygen plasma
treatment, pentacene FET has the electrical characteristics as shown in Figure 5-23 and
Figure 5-24. The dimensions of the FETs were the same with a channel length of 75 pm
and a width o f 1000 pm. The main parameters were extracted as shown in Table 5-2.
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Figure 5-21 Drain characteristics of pentacene FET without O 2 plasma treatment
With oxygen plasma treatment, the field-effect mobility could be increased as
well as a lower down threshold voltage and higher drain current. This performance
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promotion might come from a cleaner and smoother dielectric surface that will benefit
the deposition of pentacene for a higher molecular ordering film. From the experiments, a
summary can be reached that oxygen plasma treating o f an oxide surface could improve
the FET performance with higher mobility, lower V th, and larger drain current.
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Figure 5-22 Gate characteristics of pentacene FET without O 2 plasma treatment
Further research for increasing field-effect mobility of pentacene OFETs, some
methods could be investigated to obtain the improved molecular ordering, grain size, or
morphology o f the semiconductor, or reduced surface roughness of gate dielectric. For
example, the dielectric surface may be treated with self-assembled monolayer for a well
defined, ordered surface prior to the pentacene deposition. And another way is to use a
very thin layer of dielectric in nanometer scale with a smooth surface or molecular
alignment by the artificial surface pattern as a buffer layer o f gate dielectric. Prepatteming o f buffer layer in nanometer scale ordering might result in the defect
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segregation to the boundaries o f pre-pattemed grains, which might reduce the defects and
trap density in the deposited semiconductor.
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Table 5-2 Main parameters of pentacene FETs
P fet

(cm2/vs)

V,h (V)

Slope (V/Dec)

Ion/Ioff

With 0 2 plasma

0.16

-2

2

1.67xl04

Without 0 2 plasma

0.11

-6

2

2.01*104

5.5 Dual-Gate Pentacene OFETs
5.5.1 Introduction
In this section, a simple, low-temperature and low-cost fabrication procedure of
Dual-gate OFETs is presented. A dual-gate pentacene FET with 8 layers of Si02
nanoparticle and thermal oxide, 100 nm thick, as the gate dielectric was presented as
shown in Figure 5-25 with good performance. Self-assembly technology was used to
deposit the top gate dielectric layer formed with Si02 nanoparticles.
5.5.2 Experimental
To build dual-gate pentacene OFETs with SA -Si02 as the gate dielectric shown in
Figure 5-25, a heavily doped silicon wafer was used as a bottom-gate electrode and the
substrate. The silicon wafer was thermally oxidized to form a layer of S i0 2 of 100 nm
thick. Then a layer o f Au, 80 nm thick, was sputtered onto the top of S i02 and then
patterned to form the source and drain electrodes. Pentacene, about 200 nm thick, was
thermally evaporated without any purification through a shadow mask with the low
deposition rate and working pressure o f 6x1 O'7 Torr. During the evaporation of
pentacene, the substrate was held at room temperature. Upon this point, the bottom part
o f the dual-gate pentacene FET was formed. Then, the dielectric layer was self-assembled
with S i0 2 nanoparticle with the size of 45 nm. The assembling process of dielectric layer
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was described in detail in section 5.3. The thickness o f ihe final SiC>2 layer is about 300
nm. Upon finishing the self-assembly of SiC>2 layer as the top-gate dielectric, a layer of
Al, 150 nm thick, was evaporated onto the top of the gate dielectric and then patterned to
form the top-gate electrode as shown in the Figure 5-25.

Gatel (Top)
Pentacene
Drain (Au)

(Au) Source
Low resistivity Si (Gate2)

Figure 5-25 Schematic cross-section view of dual-gate pentacene OFETs
5.5.3 Result and Discussion
Figure 5-26 and figure 5-27 show the drain characteristics and the gate
characteristics o f a dual-gate pentacene FET, respectively. This FET has a channel length
of 25 pm and a channel width of 800 pm. By analyzing experimental data with the
method described in Chapter 4, the main parameters o f this device were extracted to be:
Vth o f -2.2 V, pfet of 0.1 cm2/Vs, slope of 1.3 V/decade, and

I o n /Io ff

of 3.8x103.

For the same dual-gate pentacene FET, the characteristics of its bottom part that is
also a FET structure were also measured and investigated. Its drain and gate
characteristics were shown as Figure 5-28 and Figure 5-29, respectively. From these
figures, this FET has a field-effect mobility o f 0.02 cm2/Vs at Vqs of -3 V, a threshold
voltage o f -2 V, a slope o f 2 V/decade, and an

I on/I0 ff

o f 3.2x 103.
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From this experiment, it can be found that the dual-gate FET demonstrates a
better performance compared with a single gate FET. It shows that the dual-gate FET
performs well with high drain output current at relative low operating voltage, large fieldeffect mobility, and channel controllability by separately adjusting two gate biases. The
dual-gate can be considered to be composed of a top FET and a bottom FET, with two
conduction channels (assuming thick semiconductor film), and may display about twice
the drain output current o f a single gate FET.
This kind o f dual-gate FET may be useful in organic optoelectronics and displays
as a driving device, or a memory device, and so on. The main advantages of dual-gate
FET are: (1) higher drain current for the output; (2) large field-effect mobility which
means a faster switching speed; (3) better gate-transfer control.

5.6 Pentacene OFET Based Inverter Circuit
5.6.1 Introduction
There are some reports on the fabrication of OFET based electronic circuits such
as inverter, ring oscillator, code generator and decoder, shift register, transmission gate
[7][11][20][21][85]. Based on the studies o f pentacene OFETs, here a simple inverter
circuit has been fabricated consisting of pentacene FET and ink-jet printed polymer
resistor.
Ink-jet printing (IJP) has emerged as an attractive patterning technique with
advantages over other techniques with respect to low-cost, adaptable, non-contact and
large area direct printing without mask. UP has already been used for fabricating polymer
light-emitting devices [28][86], organic FETs and circuits [87].

103

5.6.2 Experimental
In this work, n+ heavily doped silicon wafer was used as the gate and substrate.
Silicon dioxide with 100 nm thicknesses was formed by thermal oxide to function as the
gate dielectric. Then a layer of Au, 80 nm thick, was deposited and patterned as the
source and drain electrodes. Pentacene semiconductor o f around 150 nm was deposited
by thermal evaporation under the high vacuum through a shadow mask. The fabricated
pentacene FET has a structure as shown in Figure 5-1(b).

mtCi’doVop

Figure 5-30 Ink-jet printing system by Microdrop for polymer resistor printing
Ink-jet printing technique was used to print the polymer resistor. Here the PPy
was used as the conductive polymer since it is good for ink-jet printing. Three layers of
PPy were ink-jet printed by our ink-jet printing system from Microdrop, as shown in
Figure 5-30, to form the load resistance, Rd, shown in Figure 5-31 and Figure 5-33. The
resistance value can be adjusted over a wide range by varying the concentration of PPy
and the number o f layers. Figure 5-31 shows the optical images of constructed inverter
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circuit without resistor (Left) and with resistor and bonded wire (Right). A circuit array
and an IC package are shown as Figure 5-32.

Figure 5-31 Optical image o f circuit without resistor (Left) and with resistor (Right)

Figure 5-32 Optical image o f fabricated circuit array (Left) and IC package (Right)
5.6.3 Result and Discussion
Figure 5-33 show s the polym er inverter circuit schem atic diagram. The voltage

transfer characteristics o f an integrated pentacene inverter are shown in Figure 5-34. The
logic states o f polymer inverter were summarized in Table 5-3. It shows the clear inverter
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action for switching between logic “ 1” and logic “0”. This inverter has a small gain of
about 1. Higher gains could be obtained by increasing the load resistance, Rd.

Supply VDD

o
Rd

Output Vout

0
Input Vin

O—

OFET

Ground

Figure 5-33 Circuit diagram of pentacene inverter
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Figure 5-34 Transfer characteristics of pentacene inverter
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For practical application, further improvement is needed. In particular, since the
whole silicon wafer is used as the gate, capacitance can exist between the gate and the
source/drain electrodes as well as between the gate and connection wires and Rd. These
may affect the accumulation layer and carrier injection. In addition, some methods
described in previous sections are needed to achieve higher field-effect mobility and low
threshold voltage for improved circuits. The polymer resistor may be replaced with an
OFET as the load to promote the circuit performance. With further improvement, it could
be applied in applications such as active-matrix displays or identification tags.
Table 5-3 Logic table for inverter
Vin (V)

Vin logic state

Vout (V)

Vout logic state

-20

1

-2

0

0

0

-12

1

In a word, a simple electronic circuit has been realized by integrating pentacene
based FET and ink-jet printed polymer resistor. Simple inverters, with a voltage gain of
about one, have been demonstrated as one of various applications o f the organic devices.

CHAPTER SIX

CONCLUSIONS AND FUTURE WORK

6.1 Conclusions
A variety of organic devices including polymer Schottky diode, all-organic
diodes, PEDT/PSS-based transistors, pentacene OFETs, dual-gate OFETs, and organic
inverter

circuit,

using

the

microfabrication

techniques

such

as

traditional

photolithography, spin coating, evaporation, reactive ion etching, ink-jet printing, and
self-assembly, have been realized.
A simple fabrication procedure consisting o f spin-coating and reactive ion etching
with metal as the pattern mask has been developed to fabricate organic diodes and
PEDT/PSS-based transistors. It eliminates the influence o f chemical solvent on the
device.
Layer-by-layer self-assembly technique has been used to form the gate dielectric
as an alternative insulator of silicon dioxide for the fabrication of pentacene OFETs.
From this investigation, the dielectric film of assembled Si02 nanoparticles shows the
good properties with high breakdown voltage and low leakage current. It may also be
suitable for the fabrication of organic devices and circuits with low cost, simple process,
and inexpensive facility needs.
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Based on pentacene OFETs, the temperature dependence of mobility and
threshold voltage have been investigated in the range from 300 K to 400 K. A method to
promote a device’s mobility has also been studied. Moreover, a dual-gate pentacene FET
has been developed as a new device structure with high performance. In the last part, a
simple inverter circuit integrated with a pentacene FET and an ink-jet printed polymer
resistor has been fabricated to show one of the applications of organic devices.

6.2 Advantages and Future Work
Although organic electronics could not compete with traditional silicon-based
electronics, several advantages of the organic device are observed in experiments as
follows:
(1) Low cost and simple process;
(2) Large area coverage;
(3) Light weight and mechanical flexibility;
(4) Rapid and high volume batch fabrication.
For organic devices to be commercialized to practical applications, some future
research works are worthy to be addressed.
Firstly, while many experimental investigations of carrier transport in organic
devices have been reported and several models have been developed, the theoretical
understanding o f charge transport in organic thin films is still complicated and difficult.
Consequently, it is still impossible to predict precise macroscopic properties such as
current-voltage characteristics from the given energy levels and charge transport
mobilities of the materials. There is also no complete quantitative description for the field
and temperature dependence of charge mobility in amorphous organic materials.
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Techniques to produce organic crystalline thin films should be developed to significantly
forward the technology o f organic electronics. Increased molecular order improves
carrier transport, lowering operating voltage and increasing the charge injection
efficiency.
Secondly,

the

interfaces

of

Organic/Organic,

Organic/Metal,

and

Organic/Dielectrics and doping effect are necessary to be investigated for improvement
of a device’s performance since they are important factors that affect the device’s
characteristics.
Thirdly, stability o f a device should be much improved to prolong the device’s
lifetime. It could be solved by synthesizing new organic semiconductors with high
stability and mobility, especially air-stable n-type semiconductors for the complement
circuits.
Furthermore, new device structures and new fabrication techniques need to be
generated for devices with smaller feature size. To successfully compete with amorphous
and low temperature polysilicon devices, organic electronics must be made as small as
possible using simple and low-cost fabrication techniques. Conventional technologies can
define horizontal feature size less than quarter micron. However, the process becomes
more expensive when the device’s area increases. In contrast, it is relatively easy to
control the thin film thickness over a large area. Therefore, vertical device structures may
be considered as a new direction o f further research. For example, a vertical polymer FET
by embossing has been reported [88]. Here, self-assembly technique might be a
promising method to form an extremely thin film over the large area and even on the
sidewall o f a gate dielectric layer of the vertical OFETs. Other microfabrication
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techniques are worthy to be developed to define critical features with submicrometer
resolution. To continue the growth of organic-based electronics, it is important to find
new applications, such as organic photovoltaics, photodetectors, organic lasers, organic
memory device, chemical sensors, and organic biosensors.
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